
ADA 058270

DDC FILE COPY

flaction.

DISCLAIMER NOTICE



THIS DOCUMENT IS BEST QUALITY AVAILABLE. THE COPY FURNISHED TO DTIC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.



FINAL REPORT

MICROWAVE GALLIUM ARSENIDE FET AMPLIFIERS

BY

H. F./COOKE S./HENNIES 16) F5458±5 (F54545) XF5458±0045 XF54545602

PREPARED FOR: NAVAL RESEARCH LABORATORY

WASHINGTON, D.C. 20375

Final rept.

FOR PERIOD JUNE 1975- NOVEMBER 1977

CONTRACT NO NO NO 0714-75-C-1163

JUNE 1078

AVANTEK, INC.

3175 BOWERS AVENUE

SANTA CLARA, CA. 95051



78 08 24 091

DISTRIBUTION STATEMENT A

Approved for public releases

Distribution Unlimited

389421

18

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

REPORT DOCUMENTATION	READ INSTRUCTIONS BEFORE COMPLETING FORM		
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER	
4. TITLE (and Subtitle) FINAL REPORT - Microwave Gallium	n Arsenide	5. TYPE OF REPORT & PERIOD COVERED Final Report JUNE 1975- NOV. 1977	
FET Amplifiers		6. PERFORMING ORG. REPORT NUMBER	
H.F. Cooke, S. Hennies, W.W. Hoo	per	8. CONTRACT OR GRANT NUMBER(*) NO0014-75-C-1163 √	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Avantek, Inc. 3175 Bowers Avenue Santa Clara, CA 95051 11. CONTROLLING OFFICE NAME AND ADDRESS		10. PROGRAM ELEMENT PROJECT, TASK AREA & WORK UNIT NUMBERS 62762N; XF54581004; PMD-PME-107; 62762N; XF54545602; 63521N; X-0679-A	
Office of Naval Research Arlington, VA 22217		13. NUMBER OF PAGES	
Naval Research Laboratory Washington, D.C. 20375	nt from Controlling Office)	15. SECURITY CLASS. (of this report) Unclassified 15. DECLASSIFICATION/DOWNGRADING SCHEDULE	
Unlimited Approved for pub Distribution United 17. DISTRIBUTION STATEMENT (of the abotract entered Unlimited	lic release;	an Report)	
18. SUPPLEMENTARY NOTES			
19. KEY WORDS (Continue on reverse elde if necessary as Microwave FET, Implantation, Noi Distribution, Epitaxy, Source, G	se Figure, J-Ban		
FETs. suitable for amplification figures of 2.3 dB at 18 GHz. Us GHz and 10 - 18 GHz were success were met over the entire band.	through 18 GHz wasing these FETs asfully developed.	were developed with noise umplifiers covering 7 - 18	

PREFACE

This report describes work performed at Avantek, Inc., under Contract Number NO0014-75-C-1163. Funding for the program was provided by Naval Electronic Systems Command and Naval Air Systems Command. Mr. Eliot D. Cohen of Naval Research Laboratory was the Scientific Officer.

The results of the 29-month program are presented in this report. The objective of Phase I, the first 12 months, of this program was to develop both FETs and multistage amplifiers covering the 7-15 GHz frequency range. A 0.5 micron gate FET was successfully developed and the amplifiers were delivered on schedule. Work on this portion of the program is described in detail in the annual report issued in November 1976.

The objectives of Phase II were to develop both devices and multistage amplifiers capable of operating over the frequency ranges of 10.7-18~GHz and 7-18~GHz. A 0.5~x~300~micron~GaAs~FET~with~a~noise~figure~of~2.5~dB and associated gain of 7 dB at 18~GHz was produced. In addition, all required amplifiers were delivered with most specifications met or exceeded.




TABLE OF CONTENTS

		PAG NO
I.	FET DEVELOPMENT	1
	A. Introduction	1
	B. Noise Figure Reduction	1
	C. Mobility	14
	D. Material Development	16
	E. Design for Application	17
	F. FET Performance	22
	G. Device Modeling	24
II.	ION IMPLANTATION	30
	A. Si ₃ N ₄ Cap and Annealing	30
	B. Qualification of Cr Doped Substrates	32
	C. Ion Implantation	33
	D. D.C. Evaluation	46
	E. Performance Improvement Experiments	50
	F. Conclusions	68
III.	AMPLIFIER DEVELOPMENT	70
	A. Introduction	70
	B. FET Selection	73
	C. Single-Ended Amplifiers	82
	D. Balanced Gain Modules	88
	E. Interconnections and Transitions	106
	F. Limiter	109
	G. Temperature Compensation	113
IV.,	7 TO 18 GHz AMPLIFIERS	118
٧.	10.7 TO 18 GHz AMPLIFIERS	133
VI	CONTRACT CHANCES	151

TABLE OF CONTENTS (Continued)

		PAGE NO.
VII.	MEETINGS	152
/III.	REFERENCES	153
	APPENDIX A - Temperature Measurements on 7 to 18 GHz Amplifiers	
	APPENDIX B - Data on the Four 7 to 18 GHz Amplifiers which were Added onto the Contract	
	APPENDIX C - Temperature Measurements on 10.7 to 18 GHz Amplifiers	
	APPENDIX D - Portions of the Qualification Test Procedure and Functional Test Procedure for the Quali- fied 7 to 12 GHz Amplifier	

LIST OF ILLUSTRATIONS

FIGURE NO.	TITLE	PAGE NO.
1	FET Gate Geometry & Gate Resistance, r _m	5
2	M-104 FET Geometry	7
3	M-107 FET Geometry	8
4	M-103 FET Geometry	9
5	FET Cross-Section using Fukui's Notation	11
6	FET Gate Cross-Sections	12
7	Mobility and Capacitance Plots	15
8	Theoretical Effect of C on S ₂₁	18
9	S ₂₁ vs. Frequency with N as a Parameter	20
10	Noise Figure and G _{NF} , Implanted FET	23
11	M-107 FET Equivalent Circuit	28
12	Silicon Nitride Deposition System	31
13	Surface Breakdown Voltage vs. Surface Doping of	35
	Cr-Doped GaAs Wafers after 900°C Anneal with Si ₃ N ₄	
14	Typical Impurity Profile of Cr-Doped GaAs Substrate Showing Conversion to N-type after 900°C Anneal with	36
15	Si ₃ N ₃ Cap Typical Ion Implanted Profile Obtained with "Good" and "Bad" Cr-Doped Substrates after Annealing with Si ₃ N ₄ Cap	37
16	Impurity Distribution of Se Implant, $\phi = 5 \times 10^{12} \text{cm}^{-2}$, E = 120 KeV	41
17	Impurity Distribution of Se Implant, $\phi = 4 \times 10^{12} \text{cm}^{-2}$, E = 240 KeV	42
18 •	Drain Characteristics of Se Implanted FETs (See Table IV)	45
. 19	Gaussian Distributions for Si and Se Implants, $\phi_{Si} = 6.2 \times 10^{12} \text{cm}^{-2}$, E = 50 KeV. $\phi_{Se} = 5 \times 10^{12} \text{cm}^{-2}$, E = 120 KeV. Dose and Energy Chosen so that the Peak Doping and Projected Range are Equal.	47

FIGURE NO.	TITLE	PAGE NO.
20	Typical Impurity Distribution for Si Implant, $\phi = 2 \times 10^{12} \text{cm}^{-2}$, E = 120 KeV.	48
21	Drain Characteristics Typical of Si Implanted FET $(\phi = 2 \times 10^{12} \text{cm}^{-2}, E = 120 \text{ KeV}, M-107})$.	49
22	G_m , C_{gs} , and μ_d vs. Gate Voltage for Si Implanted FET Run #361-C. Data obtained using the M-107 Fat-FET Structure.	51
23	G_{m} , C_{gs} , and μ_{d} vs. Gate Voltage for LPE FET run #363-C. Data obtained using the M-107 Fat-FET structure.	52
24	Resistance vs. Contact Spacing for Si Implanted FET Run #364-A. Data obtained using the M-107 Contact Test Pattern.	53
25	Schematic Representation of "Non-Selective" and "Selective" \mbox{N}^{\dagger} Implants.	54
26	Gaussian Distributions (LSS Theory) and Measured Impurity Profile for "Non-Selective" N ⁺ /N Si Implanted FET run #360-B.	56
27	Drain Characteristics of Si Implanted FETs with "Non-Selective" N^+ Implanted Contacts.	57
28	Gaussian Distribution (LSS Theory) for Multiple Energy Si Implant Suitable for "Selective" N ⁺ Contact.	59
29	Gaussian Distribution (LSS Theory) for Multiple Energy Se Implant Suitable for "Selective" N ⁺ Contact	60
30	Resistance vs. Contact Spacing for the Multiple Energy Se N ⁺ Contact Implant of Fig. 29.	61
31	Resistance vs. Contact Spacing for the Multiple Energy Si N ⁺ Contact Implant of Fig. 28.	62
32	Schottky Diode Capacitance vs. Voltage for Si Implanted into a Qualified Cr-Doped Substrate and High Resistivity Buffer Layer (ϕ = 2 x 10^{12} cm ⁻² , E = 120 KeV).	64

FIGURE NO.	TITLE	PAGE NO.
33	Drain Characteristics of Si Implanted FET. Implan-	66
	tation into High Resistivity Buffer Layer	
	$(\phi = 2 \times 10^{12} \text{cm}^{-2}, E = 120 \text{ KeV}).$	
34	G _m , C _{gs} , μ _d vs. Gate Voltage for Si Implanted FET Run #365-A. Implantation into High Resistivity	67
	Buffer Layer ($\phi = 2 \times 10^{12} \text{cm}^{-2}$, E = 120 KeV).	
35	Simplified FET Amplifier Circuit.	74
36	Effect of Impedance Mismatch on Output Mismatch Loss.	74
37	Single-Ended 7 to 18 GHz Amplifier	83
38	Single-Ended 10.7 to 18 GHz Amplifier	85
39	Maximum Impedance Transformation Using 4, 6 or 8	86
	Element Networks.	
40	Schematic Diagram of a Balanced Amplifier Module	89
41	Couplers	90
42	Through Loss for Two One Section 90° Hybrids Connected	
	in Balanced Configuration.	91
43	Improvement in Return Loss & Frequencies	93
44	Coupler Measurements	94
45	Gain and Noise Figure for an M-104 Gain Module	96
46	Gain and Noise Figure for a 10.7 to 18 GHz M-107 Gain Module	99
47	Gain Response of 7 to 18 GHz Gain Modules	103
48	Gain vs. Drain Current	105
49	Compensated vs. Uncompensated Interconnections	107
50	Return Loss of Right Angle Hermetic Transition	108
51	Power in vs. Power out for the Two Diode Limiter	110
52	Temperature Compensation Circuit	114
53	7 to 18 GHz Amplifier	119
54	Swept Response of 7 to 18 GHz Amplifier Without	120
•	Limiter	
55	Complete 7 to 18 GHz Amplifier and Power Supply	123
56	Exploded View of 7 to 18 GHz Amplifier & Power	124
	Supply	

FIGURE		PAGE
NO.	TITLE	NO.
57	Change in Gain & Phase with Temperature for 7 to 18 GHz Amplifier	130
58	Swept Response of 7 to 18 GHz Amplifiers	131
59	Noise Figure vs. Temperature, 7 to 18 GHz Amplifiers with Limiters	132
60	10.7 to 18 GHz Amplifiers	134
61	Swept Response of 10.7 to 18 GHz Amplifiers without Cables	135
62	Complete 10.7 to 18 GHz Amplifiers & Power Supply	139
63	Exploded View of 10.7 to 18 GHz Amplifier & Power Supply	140
64	Gain vs. Temperature 10.7 to 18 GHz Amplifier before Welding	146
65	Gain vs. Temperature of Completed 10.7 to 18 GHz Amplifiers	147
66	Power Output - 10.7 to 18 GHz Amplifiers	148
67	Outline Drawing - Microwave Amplifier with Integral Power Supply	149

LIST OF TABLES

NO.	TITLE	PAGE NO.
I	Effect of N on FET Parameters	19
II	Calculated S Parameters	29
III	Effect of Annealing on Surface Breakdown	34
	Voltage and Capacitance	
IV	Summary Se Implanted FETs	40
٧	Summary Si Implanted FETs on S.I.S.	45
VI	Summary Si Implanted FET on Buffers	65
VII	Amplifier Summary	71
VIÏI	FET Evaluation, M-104/R35A	76
IX	FET Evaluation, M-107/EXP-323D	77
X	FET Evaluation, M-107/EXP-323D	78
XI	FET Evaluation, M-107/EXP-338	79
XII	FET Evaluation, M-107/EXP-338	80
XIII	M-104 Gain Module, 10.7 to 18 GHz	94
XIV	10.7 to 18 GHz Gain Module	97
XV	7 to 18 GHz Module Phase Match, S/N 3	99
XVI	7 to 18 GHz Module Phase Match, S/N 4	100
XVII	7 to 18 GHz Module Phase Match	103
IIIVX	Limiter 10.7 to 18 GHz, S/N 5	110
XIX	Limiters 7 to 18 GHz, S/N 10	112
XX	7 to 18 GHz Amplifier without Limiter, S/N 2	113
XXI	Temperature Comp. 10.7 to 18 GHz	114
XXII	Temperature Comp. 10.7 to 18 GHz	115
XXIII	7 to 18 GHz Amplifier without Limiter, S/N 2	119
XXIV	7 to 18 GHz Amplifier without Limiter, S/N 2	120
XXV	7 to 18 GHz Amplifier - Final Data	124
XXVI	7 to 18 GHz Amplifier - Phase Match, Final Data	125
IIVXX	Comparison of Specified & Measured Data	126

NO.	TITLE	PAGE NO.
XXVIII	Change in Gain & Phase with Temperature	127
XXIX	10.7 to 18 GHz Amplifiers without Cables	134
XXX	10.7 to 18 GHz Amplifiers without Cables	135
XXXI	10.7 to 18 GHz Amplifiers without Cables	136
XXXII	10.7 to 18 GHz Amplifiers - Final Data	140
XXXIII	10.7 to 18 GHz Amplifiers - Final Data	141
XXXIV	Comparison of Specified & Measured Data	142

I. FET DEVELOPMENT

A. INTRODUCTION

During the first phase of this contract (June 1975 - June 1976), it was demonstrated that KU Band transistors were, indeed, feasible. By the end of the first year FETs with noise figures of 4.2 dB and 5 dB gain had been achieved at 18 GHz. At 9 GHz the noise figure was 2.8 dB with about 8 dB gain. This performance, while fairly impressive, was not adequate to build a 7-18 GHz amplifier which would meet all specifications at 18 GHz. Losses from couplers, limiters, cables, connectors, etc., are sufficient to increase the 4.2 dB noise figure to over 10 dB at the maximum temperature (+65°C).

By the end of Phase II (Nov. 1977), the noise figures at 18 GHz had been reduced to 3.2 dB and the net module gain had been increased to 8 dB. This resulted in an amplifier which had a noise figure between 5 and 6 dB at 18 GHz. Thus, the main thrust of the FET work in Phase II was devoted to reducing device noise figures and increasing gain. Due to the very heavy effort in this direction, particularly in implantation, it was necessary to reduce effort in others, such as the development of a dual gate FET. Feasibility of a dual gate FET was demonstrated in Phase I, when devices with over 30 dB agc range were built. The dual gate FET mask, however, was defective and a new mask would have been necessary if dual gate FETs were to be used in Phase II. Since our mask vendor has limited capability in sub-micron devices, we decided to concentrate on low noise, high gain, single gate FETs. An adequate leveler using PIN diodes was used in the final amplifiers.

B. NOISE FIGURE REDUCTION

In a paper by Hewitt, et al [1], Fukui developed an empirical equation for noise figure of FETs. The equation is particularly useful since it demonstrates the relative importance of how certain FET parameters affect noise figures. While we do not agree entirely on the exact form of the equation, it is still the only really useful one extant. All other forms are either too simplified, or else contain inaccessible parameters. The equation is as follows:

$$F = 1 + KfL^{5/6} \left(\frac{N}{a}\right)^{-1/6} \left[\frac{3.3\omega^{2}\rho}{hL} + \frac{1.8L_{sg}}{Na_{1}} + \frac{0.18R_{c}}{Na_{2}}\right]^{-1/2}$$
 Equation 1

Where:

K = noise coefficient, ≃.033 for good FETs

f = frequency in GHz

L = gate length in microns

N = free carrier concentration, X10¹⁶cm⁻³ in active channel

a = active layer thickness under gate in microns

 ω = unit gate width in mm

ρ = gate metalization resistivity X10⁻⁶ Ωcm

h = gate metalization thickness in microns

L_{sq} = spacing between gate and source in microns

a₁ = thickness of channel between source and gate in microns

 R_c = specific contact resistivity, $X10^{-6}\Omega cm^2$ (for source and drain contacts)

a, = thickness of channel under source in microns

The three terms inside the brackets can be identified as the gate metal loss, the source-to-gate channel resistance loss, and the contact resistance loss. For purposes of relating this equation to an equivalent circuit, Eq. 1 can be rearranged somewhat.

$$F = 1 + KfL^{5/6} \left(\frac{N}{a}\right)^{-1/6} \omega^{1/2} \left[r_m + R_{sg} + R_{con}\right]^{-1/2}$$
 Equation 1A

Where:

$$r_m$$
 = gate metal resistance = $\frac{\omega \rho}{3Lh}$ Equation 2

$$R_{sg}$$
 = resistance of channel between source and gate

$$= \frac{L_{sg}}{q\mu N\omega a_1} = \frac{1.8 L_{sg}}{Na_1} \text{ ; if } \bar{\mu}_d = 3500$$
 Equation 3

$$\bar{\mu}_{d}$$
 = average drift mobility
 R_{con} = contact resistance
$$= \frac{1}{\omega} \sqrt{R_{S}R_{C}} = \frac{1}{\omega} \sqrt{\frac{R_{C}}{q_{\mu}Na_{2}}}$$

$$= \frac{1}{\omega} \left[\frac{.18R_{C}}{Na_{2}} \right]; \text{ if } \bar{\mu}_{d} = 3500$$

Equation 4

Note several assumptions which do not appear in the reference.

- 1. Drift mobility (μ_d) is 3500
- 2. Gate resistance is for a gate $\boldsymbol{\omega}$ wide with only one feed point

Our profiles of mobility indicate that 3500 is a reasonably good value for LPE mobility, but somewhat on the low side for implanted FETs. For devices with different gate feed systems $r_{\rm m}$ must be modified. A tee geometry requires that $r_{\rm m}$ be divided by 4, etc. Each of the terms in Fukui's equation will now be discussed.

The noise coefficient seems to be very close to a minimum value. We have observed numerous devices with values of K greater than 0.033, but very few with K's less than 0.033. The N/a term implies that light channel doping and thick channels are best for low noise. We do not believe that this term is correct. Our lowest noise devices have been built with N>10 17 and a <0.15 μ m. It may be that there is less intervalley scattering in heavier doped channels, which in effect reduces K. K is determined by first measuring the noise figure, and then the accessible parameters, VIZ:

- L Microscopic examination, electronic micrometer (filar)
- N Profile of test pattern diode
- a Profile of test pattern diode
- ρ Measurement of test pattern
- h DeK-TAC measurement
- L_{sq} Microscopic examination, electronic micrometer
- a₁,a₂ Same as "a"
- R Contact resistance test pattern

With these data plus the noise figure, a value for K can be inferred.

The metal resistance term is very important. It was investigated in considerable detail on an ECOM Program [2] which ran concurrently with Phase II of this program. If a gate has a single feed point, the resistance between the gate and the channel is:

$$r_{\rm m}$$
 = $\frac{1}{3}$ (resistance from feed point to end of gate)
$$= \frac{1}{3} \left(\frac{\rho}{\rm h} \cdot \frac{\omega}{\rm L} \right)$$
 Equation 5


If there is more than one feed point, or more than one gate section, Eq. 2 must be modified. Figure 1 shows the appropriate equation for $r_{\rm m}$, in several geometries.

As was pointed out in Phase I, the interdigitated geometry, Fig. 1D, can reduce $r_{\rm m}$ to an arbitrarily low value. Unfortunately, there are also some offsetting disadvantages to the interdigitated layout.

- Pad capacitance is high due to the interconnecting metal.
- Gate pad-to-source capacitance is higher since the source and gate metal are close. This was encountered with the M103 in Phase I.
- The isolated drains must be bonded individually, which results in a relatively complex and costly bonding scheme.

During Phase II we introduced two new geometries, the M104 (Fig. 1B) and the M107 (Fig. 1C). The reasons for adopting these geometries were the large parasitic capacitance associated with the gate pad in the M103. We can compare $r_{\rm m}$ as follows:

Figure 1
FET Gate Geometry & Gate Resistance, rm



Gate is divided into R sections each of which is "L" long and $\frac{\omega}{R}$ wide

M103
$$r_m = \frac{1}{3(6)^2} \cdot \frac{\rho}{h} \cdot \frac{360}{.5} = 6.67 \frac{\rho}{h}$$

M104 $r_m = \frac{1}{12} \frac{\rho}{h} \cdot \frac{150}{.5} = 25 \frac{\rho}{h}$
M107 $r_m = \frac{1}{48} \frac{\rho}{h} \frac{300}{.5} = 12.5 \frac{\rho}{h}$

Thus, for a given $\frac{\rho}{h}$, the M103 has an advantage in lower resistance. However, during the same interval, we investigated improving both ρ and h. The bulk conductivity of pure gold is about 4.1×10^{-5} mhos/cm. Plated gold, such as is used for gates, can vary in conductivity 40 to 90% of bulk or 1.64 to 3.7 mhos/cm. In general, "bright" gold is poorer in conductivity. Through experimentation, we were able to increase the conductivity from 40% to 70% bulk. At the same time, we increased h from 0.25 μ m to 0.5 μ m. (We are presently increasing it still further to over 1 μ m.) If we now compare the 104 and 107 with new metal to the 103 with old metal, the resistance is as follows:

M103
$$r_{m} = 6.67$$
 $\left[\frac{6.09 \times 10^{-6}}{.25 \times 10^{-4}}\right] = 1.49 \Omega$
M104 $r_{m} = .25$ $\left[\frac{3.48 \times 10^{-6}}{.5 \times 10^{-4}}\right] = 1.74 \Omega$
M107 $r_{m} = 12.5$ $\left[\frac{3.48 \times 10^{-6}}{.5 \times 10^{-4}}\right] = 0.87 \Omega$

Therefore, by increasing the conductivity and metal thickness, we were able (in the case of the M107) to actually reduce $r_{\rm m}$.

The M104 and M107 geometries are shown in Figs. 2 and 3. As shown in the calculation, the M104 has a 150 x .5 μm gate and the M107 has a 300 x 0.5 μm gate.

At this point, it will be necessary to digress slightly to explain in more detail the reasons for introducing the M104 and M107 geometries. During the early part of Phase I, measurements of the metal indicated the necessity for multiple gates and the first designs were of that type. However, the M103 (Fig. 4) and earlier designs always fell short on gain, particularly at higher frequencies. The problem was traced to parasitic gate capacitance of two kinds. Figure 4 shows how the gate metal is close to the source which introduces a parasitic capacitance of about .07 pFs in the M103. In addition, the gate pad has an area 60 times that of the active gate itself. It can be shown that the total gate capacitance is [2] as follows:

$$C_{\text{gate}} \text{ Total} = C_{\text{gs}} \left[1 + \frac{A_{\text{p}}}{A_{\text{g}}} \left(\frac{N_{\text{buff}}}{N_{\text{active}}} \right)^{1/2} \right] + C_{\text{sw}} + C_{\text{misc}} \text{ Equation 6}$$

Where:

 $A_n = area of gate pad$

A = area of active gate

N_{buff} = doping level in region under gate pad

Nactive = doping level in region under active gate

C_{sw} = side wall capacitance

C_{misc} = metal capacitance, etc.




Figure 2 Composite Drawing of the MX-104
Dimensions are in µM




FIGURE 3 M107 GEOMETRY

FIGURE 4 M103 GEOMETRY

If the buffer is about 10 $_{\mu}m$ thick, and N_{buff} $\tilde{=}$ $10^{14}\,\text{, normal bias will not}$ deplete the buffer completely. At 0_v , $C_{qs} = 0.17$ pF for the M103; then:

$$C_{gs} = 0.17 \left[1 + 60 \left(\frac{10^{14}}{10^{17}} \right)^{-1/2} \right] + .07$$

= 0.56 pF + or 3.35 times normal.

The M104 geometry was the first attempt at reducing C_{qs} .

- Smaller gate pad
- Gate separated from source metal
- Lower N, thinner buffer (or none)

The first run of M104's showed C_{qs} of close to 0.1 pF which is correct for a device that size on 10^{17} material. We will now return to the Fukui noise equation and the other parameters controlling noise figure. The second term in the bracket is the source-to-gate resistance (Eq. 1A). For this part of the discussion, refer to Fig. 5.

In Phase I all of the FETs fabricated had a uniform cross-section; i.e., $a = a_1 = a_2$. The resistance, R_{sq} , can be reduced in a number of ways.

- Increase a₁
 Reduce L_{sg}
 Increase N in region between gate and source to increase conductivity.

All three of these techniques have been tried in Phase II. Both the M104 and M107 have reduced L_{Sq} (from 1.1 to 0.7 μm). The thickness of the channel (a) was also increased, and the region under the gate etched down to give the desired active channel thickness. As a result of the "etched-down" gate technique, $R_{\rm sg}$ was reduced 50%.

Some of the best devices we have built today utilize this technique. There are, however, some difficulties associated with the system. First of all, the proper etch system is important. Different etches result in different cross-sections (Fig. 6). The third system seems to work best, but absolutely accurate alignment is necessary. If the gate touches the sides of the trough,

Figure 5
FET Cross-Section Using Fukui!s Notation




Figure 6
FET Gates

[-7		Туре	2	Remarks
	epi	Α.	Standard .	Simple
	epi	В.	"Vee"	High Cgs Low Rs
	epi	c.	Recessed A	Low Rs Med C
	epi	D.	"Tee"	Low r _m
	epi	Е.	Mushroom (plated)	Low r _m
	epi	F.	Recessed B	High C Low Rs
	S.I.	G.	Modified Vee	Med Cgs Short Lg

a large parasitic capacitance results which reduces gain and increases noise figure. Even when the gate is not touching the sides of the trough, the output capacitance, \mathbf{C}_{gd} , is increased. This is because the total charge in the region next to the gate is increased. As a result, the gate-drain depletion layer is restrained from moving towards the drain. Devices with this type of gate show reduced noise figure and slightly reduced gain. It is possible that the increased \mathbf{C}_{gd} results in negative feedback that reduces noise figure, particularly at lower frequencies. At 6 GHz, noise figures as low as 1.25 dB have been obtained with "etched down" gates.

The third term in the brackets in Eq. 1A is the contact resistance loss.

$$R_{con} = \frac{1}{\omega} \sqrt{\frac{R_c}{q \mu Na_2}}$$
 Equation 7

Contact resistance can be improved by (ω kept constant):

- Increasing channel thickness, a₂
- Increasing N
- Increasing μ
- Reducing R_c, contact resistivity

The etched-down-gate process described earlier allows an increase in a_2 , which helps reduce contact resistance. What is not apparent from Eq. 4 is the effect of contact penetration. If the layer is very thin to begin with $(a_2 < 2 \mu m)$, the contact penetration may reach all the way to the buffer and contact is only through the sides of the contact. Thus, a thick layer under the source is doubly important.

Selective implantation and grown N+ layers have both been used to increase N and reduce contact resistance. Both processes require that the region under the gate be etched away to get usable breakdowns. Etching is very critical, but the results can be worthwhile in terms of the superior performance.

The effect of mobility on contact resistance is probably a second order effect. No serious attempt was made to manipulate this parameter.

Contact resistivity is a major variable in FET performance. It is known to vary with:


- the metal system used
- the metal overlay used
- alloy time and temperature
- · cleaning procedure used
- metal deposition method

Not all the variables in this system are perfectly understood as yet. The Ti/W-Au overlay on a Au/Ge contact will usually give a contact resistivity of $2-4 \times 10^{-6} \, \text{vcm}^2$ on 10^{17} material. Contact resistivity is much more consistent on thick material, indicating the contact penetration may be the variable.

C. MOBILITY

The foregoing discussion based on Fukui's equation assumed a drift mobility of 3500. However, the all-important factor here is the mobility at the interface between the active layer and the layer underneath, whether it be a substrate or buffer. The role of mobility is explained as follows. For low noise operation, the drain diffusion noise of an FET varies inversely with the drain current, making low drain current desirable to reduce noise. However, as the active channel becomes pinched off, g_{m} will drop unless the mobility rises. Most epitaxial layers, both LPE and VPE, show a reduction in mobility as the device is pinched off. Figure 7 shows plots made from good and poor epitaxial material. The good device had a noise figure of 1.5 dB at 6 GHz, the poor device a noise figure of 3.0 dB at 6 GHz. A rising mobility characteristic has been most consistently achieved using implantation. Since implantation has been so important to this contract, the next major section will be mainly devoted to this subject. Although we have achieved a rising mobility characteristic on some epitaxial wafers, we have never seen the consistent high quality achieved with implantation.

The rising mobility characteristic, then means that $\mathbf{g}_{\mathbf{m}}$ tends to remain constant as pinch-off is approached, and gain remains high even at low drain currents. There is an additional effect that is also important. When a device is biased



to some desired drain current, the gate is made sufficiently negative to reduce the channel conductance. For any given channel conductance, there is a corresponding gate-source depletion layer and a gate source capacitance. However, if mobility is higher in the active layer, the gate must be made more negative to reduce the channel conductance to the desired value. As a result of this, the input capacitance is lower and the broad band operation is more easily achieved. This aspect of FET design turned out to be of major importance in making FETs which could be built into 7 - 18 GHz modules. Another way of stating this fact is that as the gate is made more negative, \mathbf{C}_{gS} decreases, while \mathbf{r}_{i} increases and the input Q drops.

In our later masks we have added a "fat-FET" for mobility profiling [3]. However, the process of calculating mobility is a tedious one. We have, therefore, developed a semi-automatic mobility profiler. The plots in Figure 7 and those given in the section on implantation were made using this system. A mobility plot takes approximately 30 seconds. We now routinely evaluate all material using the new system and reject low mobility material at this point.

D. MATERIAL DEVELOPMENT

Material still remains the key to achieving very low noise, high gain FETs. Recognizing this, we have approached the materials problem in a number of ways. For example, the following systems have been implemented in Phase II:

1. Liquid Phase Epitaxy (LPE)

- a. N on S.I. substrate
- b. N on LPE buffers
- c. N on N on S.I. substrates
- d. N on VPE buffer
- e. Complex active layers on S.I. substrates

VPE (Arsine System)

- a. Buffers
- b. Active on buffers

3. <u>Implantation</u>

- a. N on S.I. substrates
- b. N on VPE buffers
- c. N on LPE buffers
- d. N⁺/N on buffer on S.I. substrates

As noted earlier, implantation has provided the most consistent high performance FETs. The section on implantation details the results of the various types of implantations tried. Excellent devices have also been built using all of the other schemes enumerated above, but the probability of achieving, say, a noise figure of <3.0 dB at 18 GHz is much lower than with implantation.

E. DESIGN FOR APPLICATION

It is our objective as device fabricators to design FETs to fit as closely as possible a specific application. An example of this was given earlier when it was pointed out that high mobility material could result in lower Q, larger bandwidth FETs.

We have been investigating the effects of device size and material on the suitability of an FET for a particular application. Noise figure of an FET is invariant with gate width, providing all parameters and parasitics scale linearly. However, \mathbf{S}_{21} is not invariant with size (i.e., gate width), and it appears that there is an optimum size for any given frequency and material constants. The magnitude of \mathbf{S}_{21} depends upon two factors:

- 1. The input match, i.e., S_{11}
- 2. The magnitude of the transfer coefficient (i.e., $g_{\rm m}$)

Figure 8 shows a simplified equivalent circuit for calculating ${\bf S}_{21}$. Note that ${\bf S}_{21}$ depends mainly on two factors:

- The fraction of the input voltage appearing across C, the input capacitance.
- The magnitude of g_{m} .




Figure 8 Theoretical Effect of C on $\mathrm{S}_{2\mathrm{l}}$

From this equivalent circuit we can develop an approximate expression for S $_{21}$, with Z $_{0}$ = 50 Ω . For example:

$$\left|S_{21}\right| = \frac{100 \text{ g}_{\text{m}}}{\left[(50+R)^2(\omega C)^2 + \left\langle \left(\frac{f}{f_0}\right)^2 - 1\right\rangle^2\right]^{1/2}}$$
 Equation 8

Where:

$$f_0 = \frac{1}{2\pi\sqrt{LC}}$$
, is the input resonant frequency

At very low frequencies, $(f/f_0)^2 << 1$ and $(WC)^2 \rightarrow 0$. Therefore:

$$S_{21} |_{f=0} = 100 g_{m}$$


(Cx = 0)

Using the M104 geometry, R, C and g_m were calculated for three different channel carrier concentrations. The results are given in Table I. The value of L is fixed at 0.5 nhy (one bonding wire) and the bias was adjusted to keep a constant drain current. Figure 8 shows three plots of S_{21} vs. frequency. These curves show that S_{21} always peaks below f_0 because the voltage across C is inversely proportional to frequency. These curves can be compared with Figure 9, which shows measured values of S_{21} vs. frequency for three FETs.

As will be shown in the circuit section, a low C, lower $\mathbf{g}_{\mathbf{m}}$ FET is best for broadband operation. This is confirmed by the obviously wider band width of the low C device in Figure 8 and Table I.

TABLE I EFFECT OF N ON FET PARAMETERS

N cm ⁻³	C pF	R ohms	g _m mmhos	fo, input GHz
1x10 ¹⁷	0.1	20	25	22.5
2x10 17	0.15	15	30	18.4
5x10 17	0.20	10	35	15.91



This effect had a very real impact on our FET design for the amplifiers. The heavily doped device in Fig. 9 had the best X band value of S_{21} and noise figure of any device fabricated previously. However, as a KU band amplifier, it was definitely inferior to the lightest doped of the three FETs. As a matter of practical experience, it was found that the gate resonant frequency should be near the high end of the amplifier pass-band, but not too much higher. Devices with gate resonant frequencies near 25 GHz gave very flat, but low, gain in the amplifier modules. For the transistors shown in Fig. 9, which are MX104's, the optimum doping is near to 1.5×10^{17} . If the gate length were reduced to less than $0.5 \, \mu m$, N could be increased further, while still maintaining the same resonant frequency. Obviously this would result in an even better device for the application.

As a result of this study, we have been tailoring the implantation schedule for the M104 and M107 to keep gate resonances in the 16-18 GHz region. The result has been that the amplifier development group has made modules which are flat from 6-18 GHz.

The size of the FET is, of course, a major factor in wideband design. When the M104, 150 μm , FET was introduced, we believed that the small device would favor operation at 18 GHz and, thus, be most desirable. This turned out to be only partially true. While excellent performance could be achieved at 18 GHz and higher, the device was extremely difficult to match in a broadband design, particularly at the low end near 7 GHz. The section on amplifiers indicates the results of a computer study which showed the desirability of a larger device to maintain low end performance. As a result of this study, the M107 was introduced which has a gate 300 μm wide and 0.5 μm long. It can be matched at the low end of the band much more easily.

The results above point out the general direction which should be taken to develop higher frequency FETs, i.e., 18-26 GHz and above. As the device is made smaller to facilitate matching at the higher frequencies, the channel doping should be increased to maintain a reasonable \mathbf{g}_{m} . For broadband operation as much of the device gain as possible should come from \mathbf{S}_{21} (i.e., \mathbf{g}_{m}), and a lesser amount from impedance transformation. However, as the doping level N is increased, \mathbf{C}_{GS} would also increase reducing the gate resonant

frequency. Therefore, the capacitance increase should be offset by:


ullet Shortening gates, reducing C_{qs}

 Shortening or eliminating input bond wires to reduce gate inductance

F. FET PERFORMANCE

In the section on amplifiers, the printout from the ANA will be used to show the type of S parameters which are characteristic of implanted FETs. These can be used to study the finer structure of S_{21} , S_{11} , etc. A noise figure vs. frequency curve is given in Fig. 10. This run was implanted with silicon as the donor species. The noise figure in the band of interest (7-18 GHz) is close to the state-of-the-art for FETs in general. We have achieved lower noise figures in S and C band using a larger, 500 μm , FET, but its KU band performance was not as good as the 300 or 150 μm FETs. The noise figure of the 500 μm FET was 1.0 and 1.25 dB at 4 and 6 GHz, respectively. Again, the performance was achieved by implantation.





Assoc. Gain

Noise Figure and G_{NF} , Implanted FET

G. DEVICE MODELING

Since the M107 transistor is the basic device used in the gain modules, the modeling study was based on its geometry. The equivalent circuit is given in Fig. 11. To derive the model (based on implant design), the following assumptions were made:

$$\overline{N}$$
 = 1.5 X 10¹⁷ cm⁻³
$$V_p = 1.5 \text{ volts}$$

$$W_0 = V_p + \Phi = 1.5 + .8 = 2.3 \text{ volts}, \ \varepsilon = 12.5$$

$$a = 0.146 \ \mu\text{M}$$

$$L_{sg} = 0.75 \ \mu\text{M}$$

$$L_{g} = 0.5 \ \mu\text{M}$$

$$\omega = 300 \ \mu\text{M}$$

$$\mu = 3500, \ i.e., \ \frac{N^+ + N^-}{n} = 2$$

$$\Phi = 0.8 \text{ volts}$$

$$\sigma = \text{conductivity of active layer} = q\mu N = 84 \text{ mhos/cm}$$

$$\rho = \text{resistivity of active layer} = \frac{1}{\sigma} = .012 \ \Omega \text{ cm}$$

$$R_{sa} = \text{sheet resistance of active layer} = \rho/a = 815 \ \Omega/\square$$

$$t_{metal} = 3000 \ \text{A} \text{ of gold} = 0.30 \ \mu\text{M}$$

$$\sigma_{metal} = 70\% \text{ bulk} = .7 \ (4.1 \ X \ 10^5) = 2.9 \ X \ 10^5 \text{ mhos/cm}$$

$$\rho_{metal} = \frac{1}{\sigma} = 3.45 \ X \ 10^{-6}$$

$$R_{sm} \ \text{metal} = 0.115 \ \Omega/\square$$

$$\varepsilon_p = 5500 \ \text{v/cm}, \ \text{the field at which mobility peaks}$$

$$V_{sat} = 1 \ X \ 10^7 \ \text{cm/sec}, \ \text{the saturated electron velocity}$$

$$\rho_c = 2 \ X \ 10^{-6} \Omega \text{cm}^2, \ \text{contact resistivity}$$

CALCULATION OF PARAMETERS FOR FIG. 11

$$R_{sg} = \frac{L_{sg} \times R_{s}}{\omega} = \frac{0.75 \times 10^{-4} \times 815}{.03} = 2.04\Omega$$
 Equation 9

$$r_{con} = \frac{1}{\omega} \sqrt{R_s \rho_c} = \frac{1}{.03} \sqrt{815 \times 2 \times 10^{-6}} = 1.35\Omega$$
 Equation 10

$$R_s = R_{sg} + r_{con} = 3.39$$
 Equation 11

$$R_{\text{gate}} = \frac{1}{48} R_{\text{s}} \cdot \frac{\omega}{L} = \frac{1}{48} \text{ (.115)} \quad \frac{\text{(300)}}{5} = 1.44 \Omega$$
 Equation 12

$$I_{dss} = qN V_{sat}^{\omega a} \left[1 - \left(\frac{\phi + I_{dss}R_{s} + \epsilon pL}{Wo}\right)^{\frac{1}{2}}\right]$$
 Equation 13

= 0.105
$$\left[1 - \left(\frac{1.075 + I_{dss} \times 3.4}{2.3}\right)^{\frac{1}{2}}\right]$$

$$= .03 = 30 \text{ ma}$$

$$g_{m} = V_{sat}^{\omega} \sqrt{\frac{\varepsilon \varepsilon_{0} qN}{2(\phi + I_{dss}^{R} + \varepsilon pL)}}$$
 at I_{dss} Equation 14


$$= .032 = 32 \text{ mmhos}$$

$$V_{ds(sat)} = .9 I_{dss} (R_s + R_d) + \varepsilon pL = saturation voltage$$
 Equation 15
= .9 (.03)(3.39 + 3.39) + 5500 (.5 x 10⁻⁴)
= 0.46 volts

$$C_{gs}, 0_{v} \approx \omega L \sqrt{\frac{qN\epsilon\epsilon o}{2(I_{dss}R_{s} + .8)}}$$
 Equation 16

 C_{sw} = .04 pF C_{gd} = .015, C_{ds} = .04 (from transmission line analog) C_{pad} = .02 pF, i.e., $N_{buff} \approx 5 \times 10^{12}$ $r_1 \approx 10 \Omega$ at I_{dss}

Figure 11 FET Equivalent Circuit (M107)



Lg, Ld, Ls = bonding wire inductances

rm = gate metal resistance

Csw = sidewall capacitance, gate-source junction
Rsg = resistance of channel between gate and source

Rcon = source contact resistance $R_D = drain resistance = Rgd + Rcon (drain)$

Cpg = gate pad capacitance

Cpd = drain pad capacitance

The calculations give excellent agreement with measured values with the following exceptions:

V_{ds(sat)} is low
 C_{gd} is high

Probably the error in $V_{ds(sat)}$ is due to the fact that V_p is not much greater than $V_{ds(sat)}$ and there is some channel pinching. A better value is 0.7 volts.

The error in \mathbf{C}_{gd} is due to the oversimplified model of the gate and drain (i.e., a pair of transmission lines). It does not take into consideration the depletion layer between the gate and source.

Since the gate and drain bonding pads act as Schottky barriers on the buffer layer, their capacitance is calculated in the same way as the intrinsic gate except that N \cong 5 x 10^{12} and ϕ = 0.5V. The output impedance was taken directly from the curve tracer, i.e., 500 Ω . The only parameter whose calculation is not given here is r_i , the channel resistance under the gate in the region below velocity saturation. It is a very complex function of both gate and drain bias. The calculation method was given in a paper by Gibbons & Cooke [4].

Figure 11 is the equivalent circuit based on the data just derived. Table II is a set of S parameters based on the model. Note that S_{21} and S_{12} are given in dB. The model accurately predicts both magnitude and angle of all parameters. It shows some minor differences from measured FET data given in the amplifier section. The differences are mainly due to variations in the doping level, N, and the channel thickness, a, compared to the model.

TABLE II
CALCULATED S PARAMETERS FROM EQUIVALENT CIRCUIT

-																			_	-
LL A	0.48	0.72	0.94	1.10	1.14	1.03	0.83	0.62	0.43	0.29	0.19	0.12	0.08	0.09	0.14	0.25	0.44	0.72	1.00	
MAG 11	00.00	0.00	0.00	13.16	11.93	12.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	
SPAR 22	-11.25	-16.35	-21.17	-26.06	-31.52	-38.15	-46.71	-58.14	-73.77	-95.42	-124.67	-160.04	165.11	136.47	114.71	98.38	85.99	76.40	68.81	
SPAR 22	0.81	0.78	0.75	0.73	0.70	0.68	0.65	0.62	0.58	0.53	0.50	0.50	0.55	0.63	0.70	0.76	0.81	0.85	0.87	
SPAR 12	74.13	68.94	66.99	68.78	73.71	79.13	82.12	81.32	69.97	68.58	57.49	44.25	30.22	16.89	5.22	-4.53	-12.53	-19.11	-24.57	
SPAR 12	-29.22	-26.56	-25.05	-23.94	-22.68	-20.90	-18.65	-16.22	-13.84	-11.67	98.6-	-8.55	-7.81	-7.61	-7.80	-8.21	-8.74	-9.30	-9.86	
SPAR 21	137.89	117.93	99.03	81.24	64.44	48.45	32.88	17.45	1.71	-14.71	-31.91	-49.40	-65.96	-79.97	-90.10	-95.27	-94.33	-86.28	-72.57	
SPAR 21	7.52	7.14	69.9	6.20	5.69	5.20	4.72	4.24	3.73	3.08	2.17	0.83	-1.06	-3.50	-6.38	-9.53	-12.75	-15.63	-17.49	
SPAR 11	-39.53	-59.42	-79.81	-101.20	-123.90	-147.41	-170.22	169.22	151.38	135.72	121.43	108.08	95.87	85.37	76.84	70.12	64.84	60.59	57.08	
SPAR 11	16.0	0.82	0.72	0.63	0.56	0.53	0.53	0.57	0.63	0.71	08.0	0.88	0.93	0.95	0.95	0.95	0.94	0.93	0.93	
F(GHz)	4.000	000.9	8.000	10.000	12.000	14.000	16.000	18.000	20.000	22.000	24.000	26.000	28.000	30.000	32.000	34.000	36.000	38.000	40.000	

II. ION IMPLANTATION

Progress in ion implanted FETs at Avantek has been excellent during the period covered in this report and, in particular, during the past quarter. Implanted FETs are now fabricated routinely which show 6 GHz NF = 1.7 dB and gain >10 dB. These devices have shown NF = 2.5 dB @ 18 GHz, with >6 dB gain.

An obvious advantage of an implanted FET is reproducibility from run to run, as well as uniformity of the device characteristics. An additional benefit is the impurity profile shape which results in an FET with very low input capacitance and excellent high frequency performance. Recent performance indicates that this conclusion is borne out.

A. Si N CAP AND ANNEALING

The high temperature behavior of the dielectric cap used for annealing the implanted GaAs wafer is undoubtedly the single most critical parameter in the FET implantation process. Such properties as index of refraction, stoichiometry, coefficient of expansion, and density are key factors in obtaining the highest possible electrical activity of the implanted layer. Changes in the physical properties of the GaAs surface under the annealing cap can cause totally unpredictable results with respect to the electrical properties of the annealed implanted layer. This is, of course, particularly true of low energy shallow implants.

During the course of this work we have concentrated on the use of a low temperature Si_3N_4 plasma deposition system [5] to provide the annealing cap used in the implanted FET process. The use of a low temperature (<500°C) Si_3N_4 deposition minimizes the loss of As from the GaAs surface during the deposition cycle. This advantage is particularly important where shallow implanted layers are concerned.

Figure 12 shows a schematic representation of such a $\mathrm{Si}_3\mathrm{N}_4$ deposition system. A silane (SiH_4) and nitrogen gas mixture is introduced into the gas manifold and ionized by the R.F. field applied between the manifold and substrate platform. $\mathrm{Si}_3\mathrm{N}_4$ is deposited at 200 - 400°C normally to a thickness of ~1000Å. The index of refraction, n, determined with an ellipsometer, is 2.03 ± .01.




FIGURE 12
SILICON NITRIDE DEPOSITION SYSTEM

Analysis of these $\mathrm{Si}_3\mathrm{N}_4$ films by Auger and SIMS techniques [6] shows them to be perfectly stoichiometric and oxygen-free before and after annealing at temperatures as high as $1050^{\circ}\mathrm{C}$. In addition, no in-diffusion of Si from the $\mathrm{Si}_3\mathrm{N}_4$ could be detected at the GaAs surface, or loss of Ga or As from the GaAs into the $\mathrm{Si}_3\mathrm{N}_4$ film. The possibility of the $\mathrm{Si}_3\mathrm{N}_4$ film providing a source for the diffusion of Si into the GaAs at annealing temperature is important, and was thought to be one explanation for the N-type conversion of Cr coped substrates during the annealing cycle [7]. The more recent SIMS analysis, however, indicates that this is not the case and the N-type impurity, if it is Si, comes from the substrate itself.

B. QUALIFICATION OF Cr DOPED SUBSTRATES

Another key facet of the implantation process is that of the electrical "survivability" of the Cr doped substrates to the annealing cycle.

Semi-insulating (Cr doped) GaAs substrates are normally guaranteed by the supplier to survive a one-hour 750°C anneal in hydrogen without showing any changes in their electrical properties. Cr doped substrates must, therefore, be picked individually, according to their characteristics after an annealing cycle which is generally carried out at least 50°C above the required annealing temperature. Considerable effort has been put into developing a "qualification" process by which the "good" substrates can be selected with a high degree of certainty.

This process is as follows:

- Select wafers from different locations of the ingot to be evaluated
- Measure surface breakdown voltage with 2-point probe and surface capacitance, C_s , with a Schottky diode $(V_B > 1500V, C_s < 0.1 pF)$
- Deposit 1000A Si₃N₄ and anneal at desired temperature
- Remove the $\rm Si_3N_4$ and remeasure the surface breakdown and capacitance ($\rm V_R$ must be > 1000V, $\rm C_S < 0.5~pF$)

Table III shows typical data obtained for several Cr doped GaAs ingots purchased from a leading GaAs supplier. From the surface capacitance, C_S , the surface doping is calculated using the expression:

$$N_{S} = \left(\frac{C_{S}}{A}\right)^{2} \frac{2 V_{bi}}{qK}$$
 Equation 17

Where A is the area of the Schottky diode, K is the dielectric constant of GaAs and V_{bi} is the built-in voltage (which is taken to be 0.7V). The choice of V_{B} = 0.7V is only valid for $N_{S} \approx 10^{17} \text{cm}^{-3}$. For $N_{S} < 10^{16} \text{cm}^{-3}$ the actual value will be lower than the calculated value using $V_{B} = 0.7V$ (for $N_{S} = 10^{14} \text{cm}^{-3}$, $V_{bi} = 0.6V$). Since we are interested in the trend rather than absolute value, V_{bi} is assumed = 0.7V. Figure 13 shows a plot of measured surface breakdown vs. calculated surface doping, N_{S} . Data points were obtained from several different ingots annealed at 900°C. The lowering of surface breakdown voltage and increase in surface doping after annealing is always N-type in behavior. The dopant appears to be Si. Hall measurements indicate that μ = 1500-2000 cm²V-¹sec⁻¹. A typical impurity distribution of such N-type conversion is shown in Fig. 14. It is evident that such a profile would make it impossible to fabricate an FET. Figure 15 depicts the implantation profile obtained with a "good" and "bad" Cr doped substrate.

We have found 100% correlation between the characteristics of the finished FET and the profile resulting from the qualification test.

C. ION IMPLANTATION

Ion implanted FETs have been fabricated for this program using Se and Si ions, with energy ranging from 50 KeV (Si) to 400 KeV (Se).

Substantial improvements have been achieved during the past six months in the $\mathrm{Si}_3\mathrm{N}_4$ capping process, as well as ohmic contact technology. As a result, overall performance of implanted FETs has continually improved. We have achieved excellent results using Si as the impurity. Si, because it is the lightest of the N-type dopants, gave us greater flexibility from a range point of view than Se.

TABLE III

Summary of surface breakdown voltage and capacitance before and after 900°C 1/2-hr. anneal. Surface protected with 1000Å $\rm Si_3N_4$ during anneal.

	Before	e Anneal	After Anneal			
GaAs Ingot	v _B	C _s	v _B	C _s		
20283	>1500	<0.1 pF	1300V	3.4 pF		
285	n	п	1100	37.0 pF		
311		u	350V	11.6 pF		
312	n l	ıı	1500V	3.8 pF		
003		п	1400V	4.8 pF		
004	n n		60V	77.0 pF		
009	n	n	1200V	4.3 pF		
010	· ·	п	1300V	3.8 pF		
011	п	п	1190V	5.3 pF		
012	n n	п	100	480.0 pF		
017	п	п	200V	26.0 pF		
018	"	"	30V	152.0 pF		




Figure 13 Surface Breakdown Voltage vs. Surface Doping




Figure 14 $\begin{tabular}{lllll} TYPICAL & IMPURITY & PROFILE & OF & Cr & DOPED & SUBSTRATE \\ SHOWING & CONVERSION & TO & N-TYPE & AFTER & 1/2 & HOUR \\ ANNEAL & & 900 °C & WITH & Si_3N_4 & CAP. & ($\mu n = 2000 & CM^2/VSEC) \\ \end{tabular}$




Figure 15 Typical Ion Implanted Profile Obtained with "Good" and "Bad" Cr-Doped Substrates after Annealing with ${\rm Si}_3{\rm N}_4$ Cap -37-

The majority of our implants carried out prior to these recent results used Se as the impurity. Although the performance of these devices was good, the noise figure and gain were not adequate for the 7 - 18 GHz amplifier requirements. In the interest of completeness, the details of the implantation and performance of earlier FET runs intended for use in this contract will be summarized. The emphasis in this report, however, will be placed on Si implanted FETs which have shown superior R.F. performance. Implant conditions, impurity profiles, and device performance pertaining to FET runs fabricated with the M-104 and M-107 geometries will be discussed. The R.F. characteristics of the implanted M-107 used in the 7 - 18 GHz amplifier are discussed in detail in the amplifier section.

An earlier discussion of Fukui's noise equation indicated that the lowest noise figures could be obtained by using low doping in the channel region of the FET. Our results, using doping levels between 7 x 10^{16}cm^{-3} and $2 \times 10^{18} \text{cm}^{-3}$ have not borne this out. These implants have, for the most part, been of a single energy and have not employed N⁺ contacts. Although low noise might have been achieved by using low doping in the channel, the resulting higher contact resistance could have masked it. The best results, to date, have been achieved when peak doping, N_D, in the implanted layer is $>10^{17} \text{cm}^{-3}$.

Se implants using an energy of 120 KeV were carried out at Avantek, using a 60 KV accelerator. Se ions were obtained from solid selenium ionized by $\rm H_2$ in an R.F. source. Selenium implants at an energy greater than 120 KeV were made at Stanford University, using $\rm H_2$ Se as the Se source, ionized by a hot filament.

Silicon implants with energies up to 120 KeV were made at Avantek, using SiH $_4$ in H $_2$ as the Si source. The Si is obtained from a SiH $_4$ /H $_2$ mixture rather than SiH $_4$ /N $_2$, so that Si $^{++}$ ions can be implanted without interference from the N $^+$ ion. Si implants requiring energy greater than 120 KeV were made at both Stanford University and NRL.

.1. Selenium Implants

Table IV is a summary of Se implanted FET runs. In all cases these implants were of a single energy, carried out into "qualified" Cr doped substrates. The runs listed are for the M-104 and M-107 (1/2 μ m) geometries (see Figs. 2 and 3) pertinent to this contract.

Additional FET performance summaries are presented in a later section covering <u>FET performance improvement</u>. In these cases, the implants were of multiple energies or heavy doses, which were later thinned by etching under the gate to achieve the required pinch-off voltage. Implantation into buffer layers will also be discussed.

Figure 16 shows the impurity profile obtained using Se⁺⁺ ions implanted at 60 KV into a Cr doped substrate with a dose of $5 \times 10^{12} \text{cm}^{-2}$. The implant was made with the substrate at room temperature and tilted 7° to the impinging Se beam. The implanted layer was annealed at 850°C for 1/2 hour, using a 1000A Si₃N₄ cap. Also shown is the Gaussian profile, based on LSS theory, for comparison. Because of the high leakage current encountered at this doping level, Schottky diode profiles of these low energy Se implanted layers were generally not possible to obtain. Our inability to profile shallow Se layers led us erroneously to the conclusion that these layers would not make good FETs. This, however, was not the case, and we abandoned the attempt to profile low energy Se implants prior to device fabrication. Although the performance of the FETs made using 120 KeV Se ions was reasonably good, the gate breakdown voltage was consistently low (1-3V). In particular, when the FET pinch-off voltage was >3V, the gate breakdown voltage was found to be substantially less than 3V. If, however, the pinch-off voltage was 1-2V, the gate breakdown voltage was substantially greater (5-7V). Effective control of this situation to maintain $V_{\mbox{\footnotesize Bgate}} >> V_{\mbox{\footnotesize p}}$ is quite difficult. In order to achieve better control over pinch-off voltage as well as higher gate breakdown voltage, the energy of the Se implants was increased to 200 - 300 KeV.

Figure 17 shows the impurity profile obtained from a 240 KeV Se implant, (ϕ = 4 x 10¹²cm⁻²) carried out with the substrate at toom temperature. Although the measured profile is not a very good fit to the Gaussian distribution,

TABLE IV

RUN SUMMARY
Se Implanted GaAs FETs (Cr Doped Substrates)

Run #	E(KeV)	φ(CM ⁻²)	Geom.	N.F. @ 6 GHz	G @ 6 GHz
291	240	6 x 10 ¹²	M-104	2.9 dB	10.1 dB
291A	120	5 x 10 ¹²	п	2.7	10.0
294	240	4 x 10 ¹²	u	2.8	9.1
298	120	5 x 10 ¹²	11	1.9	11.3
306	120	5 x 10 ¹²	п	2.1	12.5
308A	120	5 x 10 ¹²	п	2.4	11.1
332A	300	5 x 10 ¹²	M-107	2.0	11.0
332B	300	5 x 10 ¹²	п	2.6	9.1
334B	150	8 x 10 ¹²	u	2.1	11.6
334C	150	8 x 10 ¹²	п	2.7	10.4




Figure 16 Impurity Distribution of Se Implant, ϕ = 5 x $10^{12} cm^{-2}$, E = 120 KeV -41-




Figure 17 Impurity Distribution of Se Implant, ϕ = 4 x $10^{12} cm^{-2}$, E = 240 KeV

the measured pinch-off voltage of 4.0V is in good agreement with the calculated value of 4.2V. A substantial improvement in gate breakdown voltage was obtained at this higher energy. V_B was found to be typically 8V, compared to 1 - 3V characteristic of the 120 KeV implants.

Figure 18 shows the drain characteristics of FET runs from Table IV; #294 (240 KeV, M-104 geometry), #298 (120 KeV, M-104), #334B (150 KeV, M-107), and #332A (300 KeV, M-107). A glance at Table IV shows that there is little, if any, trend in the 6 GHz noise figure with implantation energy. The lowest 6 GHz noise figures, however, were achieved with the lowest energy (i.e., run #298). This result is not consistent with the term in Fukui's noise equation which implies that low channel doping is required for best noise figure. As pointed out earlier, however, the contact resistance term in this equation can be compromised when attempting to lower the channel doping without using a special process to maintain high doping in the contact areas (i.e., N⁺ contacts).

2. Silicon Implants

The previous experiments led us to believe that the 6 GHz noise figure could not be reduced substantially below 2 dB using Se implants. We felt that it was possible that a change to another impurity would give better results. Silicon seemed the best choice since it is the lightest of the N-type dopants, and gave the best range for our 60 KV capability. Doubly charged Si has an equivalent energy of 120 KeV, and a projected range of 1025Å, equal to that of 300 KeV Se (1028Å). Furthermore, since the standard deviation, $\sigma_{\rm p}$, for Si is greater than that of Se (for the same projected range, $R_{\rm p}$), one might expect the doping at the surface of the Si implant to be higher, resulting in lower contact resistance.


Table V is a summary of performance for Si implanted FETs. All runs presented here, except for #310A and 371C, D, and E, were fabricated using the M-107 geometry. In addition, all were implanted into qualified Cr doped substrates. 6 and 18 GHz gain and noise figure are shown for runs which showed performance suitable for the 7-18 GHz amplifier.

#294 - 240 KeV, M-104

#298 - 120 KeV, M-104

Zower & Zowen & Zowe & Zowe

France France assis



#334 - 150 KeV, M-107




Figure 18 Orain Characteristics of Se Implanted FETs (See Table IV)

TABLE Y

RUN SUMMARY

Si Implanted GaAs FETs (Cr Doped Substrates)

				6	GHz	18 GHz		
Run #	E(KeV)	φ(CM-2)	Geom.	N.F.	G.	N.F.	G.	
310A	50	5 x 10 ¹²	M-104	2.6	10.8			
338	120	2 x 10 ¹²	M-107	1.8	11.0	3.2	5.9	
346-A	120	u		1.8	10.3			
349-C	u	n	"	1.8	8.9			
350-3A	u	u	11	1.8	10.6			
350-3B		n	u	1.7	11.0			
351-1A			и	1.9	10.0	100		
351-1B	п	n	и	1.9	10.1			
353-A	u	n .	n ·	2.0	11.5			
361-B	п	п	и	1.7	9.0			
361-C	п	u	и	1.7	9.0	i oute		
368-C	п	II .	u	1.6	11.5	2.4	6.0	
362-A	"	п	п	1.6	10.8			
362-B	п	ı	п	1.5	10.1			
362-C		n	и	1.6	10.8			
371-D		п	M-104	2.1	10.3	2.8	5.8	
371-E		u	u	2.2	10.1			
371-C		u u	н	2.1	10.9	2.7	6.8	
	1.05863939							

The first Si implant, run #310A, was made with an energy of 50 KeV, chosen to give the same projected range, R_p , as for the 120 KeV Se implants of Table IV The dose was chosen to give the same peak doping as for the 120 KeV Se implant based on the relationship:

$$\hat{n} = \frac{\phi}{\sigma_p \sqrt{2\pi}} \simeq \frac{\phi}{\sigma_p}$$
 Equation 18

Where \hat{n} is the peak impurity density, ϕ is the ion dose/cm², and σ_p is the standard deviation in the projected range. For a 120 KeV Se dose of $5 \times 10^{12} \text{cm}^{-2}$, $\hat{n} = 9.7 \times 10^{17} \text{cm}^{-3}$.

This peak doping requires a dose of $6.2 \times 10^{12} \text{cm}^{-2}$ using 50 KeV Si ions. The estimate does not take into account the differences in doping efficiency between Si and Se, but it is a good first order approximation. Figure 19 shows, for comparison, the LSS distributions for 120 KeV Se and 50 KeV Si. The balance of the FET runs included in Table V were done with 120 KeV Si, $\phi = 2 \times 10^{12} \text{cm}^{-2}$. Figure 20 shows the measured profile, typical of all the Si implants using this energy and dose. This particular implantation schedule has consistently given the best fit to the LSS distribution, has been the most reproducible, and given the best R.F. performance.

Figure 21 shows the drain characteristic typical of the 120 KeV, $2 \times 10^{12} \text{cm}^{-2}$ Si implanted FET. These D.C. parameters (as well as R.F.) are very reproducible from run to run.

D. D.C. EVALUATION

The M-107 mask includes a long-gate FET (referred to as the "Fat-FET") and an ohmic contact test pattern. The "Fat-FET" is an FET which has a gate length, L_g , much larger than the source-to-gate and gate-to-drain spacing. Since $L_g >> L_{sd}$ and L_{gd} , the effect of extrinsic resistances on the FET transfer characteristics can be neglected. Using this type of FET structure, Pucel [3] has shown that one can determine the carrier drift mobility using the ratio of transconductance to gate-source capacitance, G_m/C_{qs} .

Using the "Fat-FET" with this measurement technique we have measured the drift mobility and impurity profiles of our ion implanted as well as LPE




Figure 19 Gaussian Distributions for Si and Se Implants ϕ_{Si} = 6.2 x 10^{12} cm⁻², E = 50 KeV. ϕ_{Se} = 5 x 10^{12} cm⁻², E = 120 KeV




Figure 20 Typical Impurity Distribution for Si Implant ϕ = 2 x 10^{12} cm⁻², E = 120 KeV




Figure 21 Drain Characteristics Typical of Si Implanted FET (ϕ = 2 x $10^{12} cm^{-2}$, E = 120 KeV, M-107)

FETs. It is of particular interest to compare the G_m and μ_d plots of the Si implanted vs. LPE runs. Figure 22 shows C_{gs} , G_m , and μ_d obtained from the "Fat-FET" of a typical 120 KeV, 2 x $10^{12} cm^{-2}$ Si implanted FET run (implant directly into the Cr doped substrate). Figure 23 shows the same parameters obtained from the "Fat-FET" of a typical LPE run. In all cases the transconductance and mobility of the implanted layers is superior to that of the LPE layers. Drift mobility is seen to increase with gate bias and peak very near the pinch-off voltage in the implanted layers, to drop continuously in the LPE layers. This improved transconductance and mobility are key to the excellent R.F. performance we are achieving with ion implantation.

Figure 24 shows typical contact resistance data for the Si implanted FETs. The test structure which is included in the M-107 geometry consists of four ohmic contacts spaced as indicated in the figure. The specific contact resistance is found to be $\simeq 1 \times 10^{-6} \Omega \text{cm}^2$.

E. PERFORMANCE IMPROVEMENT EXPERIMENTS

1. N⁺ Contacts

The discussion of ion implanted FETs has so far been restricted to devices fabricated into Cr doped substrates using a single energy implant for the active layer. Further improvement in gain and noise figure is expected by the use of an N^+ implant to reduce the contact resistance [8]. Earlier attempts (see Phase I Annual Report on this contract) to use Se in an N^+ implanted contact were not successful due to early problems with the lack of reproducibility of the Si_3N_4 capping process. Improvements in the capping process as well as in the FET fabrication (contacts, cleaning, surface preparation, etc.) now make this approach feasible.

Two methods for obtaining an N^+ contact have been used. The first referred to as "non-selective" is that of implanting the entire surface of the active layer with a shallow N^+ dose. Prior to evaporation of the gate metal, the N^+ layer is etched away to expose the active channel region. This situation is depicted in Fig. 25a. The main disadvantage of this structure is that the N^+ region must be sufficiently steep and thin that it does not "tail" into the active region.





Figure 22 $G_{m},\ C_{gs},$ and μ_{d} vs. Gate Voltage for Si Implanted FET Run #361-C.



 $^{\rm G}_{\rm m},~^{\rm C}_{\rm gs},$ and $^{\rm \mu}_{\rm d}$ vs. Gate Voltage for LPE FET Run #363-C

FET RUN 346-A Si IMPLANT, 120 KeV CONTACT TEST PATTERN (M-107)






Figure 24
Resistance vs. Contact Spacing for Si Implanted FET Run #364-A





Contact improvement, therefore, relies mostly on the surface concentration of this implant rather than the combination of surface concentration and thickness (N \times W). In a case where the active layer is very lightly doped and thick, the implantation depth of the N^{\dagger} contact can be greater than it could for a more heavily doped, shallow active layer.

The second contact improvement method uses selective implantation into the contact areas through a mask such as Al [8] or photoresist. The active channel is protected against the N^+ implant by the mask. The structure is shown in Fig. 25b. In this case the choice of depth of the N^+ region is not limited by the active layer thickness. This is the preferable situation since by this method the charge under the contact (N x W) can be made sufficiently large that its sheet resistance is negligible compared to that of the active region.

(a) Non-Selective N⁺ Implant

"Non-selective" N⁺ contact implants were carried out using 50 KeV Si ions (ϕ = 3.3 x $10^{13} cm^{-2}$) for the N⁺ layer and 300 KeV Si (ϕ = 1.7 x $10^{12} cm^{-2}$) ions for the active layer. Figure 26 shows the LSS distribution for the N⁺/N combination, along with the measured impurity distribution determined from the "Fat-FET." Implants were made directly into Cr doped substrates. For the purpose of comparison, a control run was processed with the N active layer only (300 KeV, 1.7 x $10^{12} cm^{-2}$). In the "N⁺" case, the region under the gate was etched away to achieve the required pinch-off voltage.

Figure 27 shows the drain characteristic typical of devices from the N^{\dagger} implanted and control runs. Although gain and noise figure were not the best we have seen, slightly improved gain and noise figure were observed in the N^{\dagger} contacted run, compared to that of the control run.

(b) Selective N⁺ Implant

"Selective" implants have been carried out using both photoresist and aluminum as the masking material. In the case where photoresist was used as a mask, the maximum energy was 40 KeV, with a dose of $5 \times 10^{13} \text{cm}^{-2}$ Si ions implanted into the M-107 contact areas defined on LPE active layers. Gain and noise figure were 10.5 dB and 1.9 dB, respectively,





Figure 26 Gaussian Distributions (LSS Theory) and Measured Impurity Profile for "Non-Selective" N $^+/N$ Si Implanted FET Run #360-B




 $360B-N+, \phi=3x10^{13}cm^{-2}Si$ @ 50 KeV $N, \phi=1.7x10^{12}cm^{-2}Si$ @ 300 KeV

N.F. = 2.0 dB

G. = 8.9 dB

f = 6 GHz



360D-N,φ=1.7x10¹²cm⁻²Si @ 300 KeV

N.F. = 2.4 dB

G. = 8.8 dB

f = 6 GHz

N(CONTROL)

Figure 27

Drain Characteristics of Si Implanted FETs with
"Non-Selective" N⁺ Implanted Contacts

at 6 GHz. Typical 6 GHz values for M-107 gain and noise figure using single layer LPE material are 10.0 dB and 2.3 dB. This is, therefore, the best 6 GHz data we have seen for the M-107 using LPE material.

The maximum benefit from the selective N⁺ implant is achieved by making the implanted layer deep while maintaining high surface concentration. Such an implant is represented in Fig. 28. Plotted is the LSS distribution for a three-energy Si implant with energy/dose conditions adjusted to give a flat profile with maximum concentration ~5 x 10¹⁸cm⁻³. Figure 29 shows a threeenergy Se implant with doses adjusted to give the same peak doping. A maximum doping of 5 x 10^{18} cm⁻³ was chosen since it is compatible with a maximum annealing temperature of 850°C. (Activation of a higher doping level would require an annealing temperature > 850°C, in which case we find a high incidence of substrate failures.) The N⁺ implants of Fig. 28 and 29 were evaluated using a contact test pattern which consists of 5 contact pads spaced as shown in Fig. 24. For evaluation purposes, the entire surface of the Cr doped substrate was implanted and metalized with the test pattern. Figure 30 shows the resistance data for the Se N^+ implant of Fig. 29. The median value of sheet resistance was found to be 185Ω /D, in good agreement with an estimated value of $180\Omega/\Box$ based on 40% electrical activity. Specific contact resistance is calculated to be 8 x $10^{-7}\Omega \text{cm}^2$; in reasonable agreement with the expected value of ρ_c for $N_d = 10^{18} cm^{-3}$.

Figure 31 shows the resistance data for the Si-N⁺ implant of Fig. 28. In this case, the sheet resistance was found to be $60\Omega/\Box$, very close to the predicted value of $57\Omega/\Box$. Under the same conditions of maximum energy = 120 KeV, the Si implant appears to be the preferred choice. The specific contact resistance is 4 x $10^{-7}\Omega \text{cm}^2$, and the contact resistance R_C (at x = 0) is 0.1 compared to 0.5Ω for the Se implant. FET runs using the "selective N⁺" approach and the Si implantation schedule of Fig. 28 will be fabricated. Evaporated Al will be used to protect the channel region from the implantation.

2. Implantation into Buffer Layers

The performance of epitaxial GaAs FETs has been shown to be substantially improved by the use of a high purity buffer layer grown on a Cr doped substrate prior to the growth of the active layer. The arguments




Figure 28

Gaussian Distribution (LSS Theory) for Multiple Energy
Si Implant Suitable for "Selective" N⁺ Contact
-59-





Figure 29

Gaussian Distribution (LSS Theory) for Multiple Energy Se Implant Suitable for "Selective" N⁺ Contact
-60-






Figure 30

Resistance vs. Contact Spacing for the Multiple Energy Se N+ Contact Implant of Fig. 29

N⁺ CONTACT IMPLANT

Se, $\phi_T = 3.3 \times 10^{13} \text{CM}^{-2}$ (CONTACT TEST PATTERN)




Figure 31
Resistance vs. Contact Spacing for the Multiple Energy Si N+ Contact Implant of Fig. 28

in favor of the use of a buffer layer in an epitaxial structure, should, in principle, apply to ion implantation.

Earlier attempts at ion implantation into LPE buffer layers did not give device results comparable to those obtained by implantation into the Cr doped substrate. High resistivity ($N_D = 5 \times 10^{14}$) LPE layers were grown making use of the "notch" effect [9]. High resistivity layers achieved by this technique are closely compensated, and the relatively large number of donors and acceptors results in a film with poor mobility. Room temperature mobility for these layers was $\approx 6000 \text{cm}^2 \text{v}^{-1} \text{sec}^{-1}$, and liquid nitrogen mobility $\approx 40,000 \text{cm}^2 \text{v}^{-1} \text{sec}^{-1}$, rather than the expected value of $150 - 200,000 \text{cm}^{-2} \text{v}^{-1} \text{sec}^{-1}$. Furthermore, when these buffer layers were implanted and annealed at $800 - 900^{\circ}\text{C}$, a p-type conversion of the buffer layer was observed. FET performance under these conditions was very poor compared to non-buffered devices.

The buffer layer program has since that time been approached using vapor phase epitaxy. N-type buffer layers can now be grown routinely which have room temperature mobility in excess of $8000 \text{cm}^2 \text{v}^{-1} \text{sec}^{-1}$, and liquid nitrogen mobility approaching $200,000 \text{cm}^2 \text{v}^{-1} \text{sec}^{-1}$, at doping level of $\approx 10^{13} \text{cm}^3$. These layers are grown using the $\text{A}_{\text{S}}\text{H}_{\text{L}}/\text{HCl}$ technique.

Figure 32 shows the Schottky diode capacitance vs. voltage for Si implanted into a qualified Cr doped substrate, as well as into a buffer layer (ϕ = 2 x 10^{12}cm^{-2} , E = 120 KeV). We have consistently found that the C-V plots for the buffer layers do not pinch off to zero capacitance as the non-buffered samples do. At pinch-off there is a residual capacitance which appears to be due to a thin p-layer at the interface between the buffer layer and Cr doped substrate. This residual capacitance may affect the high frequency performance of the FET.

Table VI shows a performance summary of buffer-layered Si implanted FETs, and Fig. 33 shows typical drain characteristics. Notable is the absence of the looping which is characteristic of non-buffered devices. Table VI shows that run #365-A gave the lowest 6 GHz N.F. of all Si implanted FETs. The noise figure at 18 GHz, however, was not as low as that of the non-buffered run #368-C (see Table V). Figure 34 shows C_{qs} , G_{m} and μ_{d} for run #365-A obtained




Figure 32 Schottky Diode Capacitance vs. Voltage for Si Implanted into a Qualified Cr-Doped Substrate and High Resistivity Buffer Layer (ϕ = 2 x $10^{12} cm^{-2}$, E = 120 KeV)

TABLE VI RUN SUMMARY Si Implanted GaAs FETs (Buffer Layer)

Run #	Buffer Layer	Layer t(um)	E(KeV)	φ(cm ⁻²)	Geom.	NF(dB)	6 GHz	18 (NF(dB)	GHZ
4 040	, 0		1001	2101	101.7		0 01		
348-A	,		071	01 x 7	M-10/	5.3	0.01		
350-1A			•	=		1.8	10.5		
355-8				=		1.6	10.5		
355-D				=	=	1.7	8.6		
356-A				=	=	3.1	8.1		
356-B				=	=	1.7	10.9		
358-A			-	=	=	1.7	9.6		
365-A				=	=	1.4	10.9	2.8	
365-B			=	=		1.8	10.5	3.9	
365-C			=	=	=	1.6	9.01	2.8	
3-998			2	=	2	1.7	11.11		





Figure 33 Drain Characteristics Typical of Si Implanted Buffer Layer FET (ϕ = 2 x $10^{12} cm^{-2}$, E = 120 KeV, M-107)



from the "Fat-FET" structure. Comparison of this data to that of Fig. 22 for a non-buffered run shows that the mobility and transconductance near pinch-off are considerably improved. In spite of the improved d.c. characteristics, we have not seen an improvement in r.f. performance expected as a result of the buffer layer. The 6 GHz gain and noise figure are comparable to that of the non-buffered devices, but the 18 GHz performance is slightly inferior. This anomaly may be due to the excess capacitance at pinch-off which has been observed with buffer layers. Further work to improve the performance of implanted buffer layered FETs is required.

F. CONCLUSIONS

- l. A low temperature plasma ${\rm Si}_3{\rm N}_4$ capping process has been developed for the annealing of ion implanted GaAs wafers. These films show excellent high temperature properties, allowing annealing of implanted layers up to 1000°C.
- 2. A procedure has been developed defining the acceptance criteria for Cr doped GaAs substrates for use in the ion implantation process. This process involves the measurement of surface breakdown voltage and capacitance before and after an annealing cycle using a ${\rm Si}_3{\rm N}_4$ cap. The yield of good FETs to this screening process has been excellent.
- 3. Ion implanted FETs have been fabricated using Se and Si as the dopant. Si has consistently produced FETs of superior performance compared to Se. The best RF performance to date, achieved using Si implanted at 120 KeV, $_{\varphi}$ = 2 x 10^12cm^-2, is N.F. = 2.5 dB and G = 6 dB at 18 GHz. At 6 GHz, N.F. = 1.6 dB and G = 11.5 dB. These results are achieved by implanting directly into the Cr doped substrate.
 - 4. N^{\dagger} contacts have been investigated using two approaches:
 - Non-selective implant N⁺ over the entire active layer surface and etch away under the gate.
 - Selective implant N⁺ into contact areas through either a metal mask or photoresist.

The "non-selective" technique has not given performance as good as the single energy implant. The "selective" technique has not yet been evaluated.

5. Buffer layers are now routinely produced, using the $A_SH_3/HC1$ method which have liquid nitrogen mobility $\stackrel{?}{=} 200,000 \text{cm}^2 \text{v}^{-1} \text{sec}^{-1}$, and doping $N_D \stackrel{?}{=} 10^{13} \text{cm}^{-3}$. Implantation into these buffer layers produces FETs with no looping and excellent D.C. characteristics. RF performance is found to be equivalent to that of the non-buffered devices at 6 GHz (G $\stackrel{?}{=}$ 11.0 dB, N.F. $\stackrel{?}{=}$ 1.5 dB), but poorer at 18 GHz. This may be due to a residual excess capacitance resulting from a p-layer at the buffer layer-Cr substrate interface.

III. AMPLIFIER DEVELOPMENT

A. INTRODUCTION

The various amplifiers delivered on the contract are summarized in Table VII, as well as some of the characteristics of the gain modules and FETs used in these amplifiers. The data in the table shows that improvements in the FETs and circuits over the period of the contract resulted in higher module gain and power output and lower module noise figure. Also, over the period of the contract the Maximum Available Gain of the FETs at 18 GHz and the corrected noise figure were improved by very significant amounts.

All of the gain modules in the amplifiers are balanced amplifiers (2 FETs per module). Each gain module contains its own source and drain resistors and bypass capacitors, FET input and output matching networks, and low VSWR input and output Lange [9] couplers. These gain modules can be selected for particular characteristics and then connected together in any order. The ribbons which connect the microstrip lines of one gain module to the microstrip lines of the next module are compensated by capacitive tabs to reduce reflections and, therefore, "bumps" in the gain curve.

The input and output of each amplifier is a 90°, hermetically sealed, SMA-to-microstrip adapter. These adapters have a VSWR of 1.2 or less through 18 GHz. To reduce reverse gain and possible oscillation, the region above the gain modules in an assembled amplifier is a below-cutoff waveguide within the specified frequency range. At frequencies above the cutoff frequency of this waveguide where the forward gain may be over 20 dB (for a 40 dB gain amplifier), lossy material is placed in the waveguide to reduce reverse gain.

On this contract the amplifiers were assembled in stainless steel cases. The two halves of the case are welded to form a hermetically sealed amplifier. The amplifiers can be placed in larger packages with integral power supplies. Two such amplifier pairs with integral power supplies were delivered on the contract. The 10.7 to 18 GHz amplifiers were in a 2 x 2 x 11, TWT equivalent package. The 7 to 18 GHz amplifiers were mounted on a smaller Avantek standard power supply.

TABLE VII Amplifier Summary

	6A 08					5.5	5.5
10 mA	18 GHZ FCOR DB					4.4	3.4
FET CHARACTERISTICS AT 3V, 10 mA	MAG	4.6	3.8	3.2	0.9	6.2	6.5
CS A1	PUT	400	400	490	.0561050	.071 460	.086 390
RISTI	OUTPUT C R	F.	9.4 .12 400	.14	.056	.071	.086
RACTE	INPUT	.21 10.4 .11		.32 9.9 .14	20	16	18
CHAI	NI O	1	.26	.32	.13 20	91 81.	.22 18
<u> </u>	MASK/ SLICE	EXP-130B	EXP-150B	M-103 EXP-182D	M-104 R35A	M-107 EXP-323D	M-107 EXP-338
щ	AT HIGHEST FREQ. F. 1DB PWR DB DBM	13	12	10	10	15	15
GAIN MODULE	AT HIGHE F DB	7.8	8.5	9.5	8.6	6.3	5.9
٠	GAIN PER MODULE	3.5	4.5	2.5	2	5	2
	NUMBER OF MODULES	9	9	4	10		9
AMPLIFIER	TOTAL GAIN DB	20	25 with Limiter	10	40	Limiter & Temp Comp	29 with Limiter
1		7 to 15 Bread Board	7 to 15	10 to 18 Bread Board	10.7 to		7 to 18

Final tests on the 7 to 18 GHz amplifiers indicated that these amplifiers met all specifications in the original statement of work except those shown in the following table.

	<u>Specification</u>	Measured
Phase Deviation	±10° max	+20, -30
Phase Matching	<u><</u> 5°	<5.3°
Safe Input Power	+50 dBm	+50 dBm
	10% Duty	1% Duty

The phase deviation was high due to the use of a 6-element FET input matching network to obtain a flat gain response down to less than 7 GHz. The peak pulse power handling ability of the input signal limiter is limited by the power dissipation of the diodes which are presently available.

Final tests on the 10.7 to 18 GHz amplifiers indicated that these amplifiers met all specifications over temperature except those shown in the following table.

	Specification	Measured
Gain Variation	0.5 dB over	0.8 dB over
	0.5 GHz band	0.5 GHz band
		(0°C to 65°C)
Phase Deviation	±10° max	±14°
Phase Matching	<5°	<8°
		(0°C to 65°C)
Safe Input Power	+50 dBm	+50 dBm
	10% Duty	1% Duty

The calculated curves of gain and mismatch loss in the following sections were obtained through the use of Avantek computer simulation and circuit synthesis programs.

B. FET SELECTION

A detailed model or equivalent circuit for an M-107 FET is shown in Fig. 11. This actual equivalent circuit is more complicated than necessary to get approximate element values for the FET matching networks from a circuit synthesis program. The equivalent circuit of the FET is, therefore, simplified to be as shown in Fig. 35. This simplified equivalent circuit is accurate only over a narrow frequency range and for either S-parameter or simultaneous match. After the values of the elements in both the input and output matching networks have been determined from the synthesis program, the complete amplifier circuit may be simulated on a computer program which uses measured S-parameters or the equivalent of the complete and accurate FET model.

The matching networks are initially designed using the element values of the simplified FET equivalent circuit; conversely, FETs may be selected for use in a circuit on the basis of their simplified equivalent circuit element values. FETs with approximately the same element values can be used in similar amplifier circuits.

The minimum gate bonding inductance and the frequency range of the amplifier determine the maximum allowable FET input capacity, or vice versa. Since the physical layout of the circuit determines the gate bonding inductance, every effort was made to keep this inductance as small as possible without resorting to a "flip-chip" design. Table VII shows that the FET input capacity should be approximately 0.2 pF for the physical layout of either the 7 to 18 GHz or 10.7 to 18 GHz gain modules. Since the gain of the M-107 circuits in the 10.7 to 18 GHz amplifiers fell off too rapidly above 17 GHz to meet the 0.5 dB gain change per 0.5 bandwidth specification, the FETs selected for use in these circuits should have had a smaller input capacity. For a given bandwidth as determined by Fano's equation [10] (see Fig. 35), the RC product of the FET input circuit must be greater than or equal to some value. In other words, the Q of the input circuit has a maximum usable value.

Similarly, the maximum FET output capacity is determined by the drain bonding inductance and the frequency range. The bonding inductance is determined by




Figure 35
Simplified FET Amplifier Circuit




Figure 36
Effect of Impedance Mismatch on Output Mismatch Loss

the physical layout of the circuit. For a given bandwidth as determined by Fano's equation, both the RC product and the Q of the FET output circuit must be less than or equal to a particular value.

All of the gain modules used 4-element FET output matching circuits. The impedance transforming ability of a 4-element matching circuit is limited [10]. Therefore, for a small ripple in the gain curve (small impedance mismatch), the bandwidth of the M-104/R35A FETs were limited by the impedance transforming ability of the 4-element matching network. These FETs could not be used for the 7 to 18 GHz amplifiers. In Table VII the output resistance of the M-104/ R35A FET is seen to be approximately twice the output resistance of the other wider gate FETs. As an example, Fig. 36 shows a plot of the mismatch loss for the M-104/R35A FET for two different output matching circuits. For the 10.7 to 18 GHz frequency range, the 4-element matching circuit has a 2 dB slope and is able to match 1050 ohms to 50 ohms. For the 7 to 18 GHz frequency range and 7 dB slope, the maximum impedance transformation is from 1050 ohms to only 70 ohms. One curve shows the relatively straight line slope for this matching network with a 70 ohm termination. Another curve shows the high ripple in the mismatch curve if the termination is changed from 70 to 50 ohms with no other changes in the circuit. Any ripples in the mismatch loss curve appear as ripples in the gain curve.

Tables VIII through XII show Automatic Network Analyzer (ANA) listings for the 3 different FETs used in the final 10.7 to 18 GHz and 7 to 18 GHz amplifiers. The data in Table VIII was taken at high current (near I_{DSS}) where the M-104 was normally used. The data in Tables IX and XI was taken on M-107's at low current where the noise figure was near optimum. The data in Tables X and XII was taken at higher currents where the M-107's were used for high gain and power output.

FET EVALUATION

M-104/R35A SER NO. 1 \$1AS≈ 2.50 VOLTS, 20.00 MA

S -- MAGN AND ANGLES:

FREQ	11		21	12		22
	RH110	DB	DB		PAT10	
2000.00	.976 -17.2	3.487	161.3-37.834	83.3	.917	-4.9
3000.00	.952 -23.2	3.420	154.0-33.714	75.3	.907	-7.4
વાલાલા. લાલ	.929 -29.5	3.467	146.5-31.245	77.1	.908	-8.6
5000.00	.878 -38.1	3.517	137.5-29.647	77.5	.890	-9.4
6000.00	.821 -48.9	3.544	128.7-28.861	80.7	.886	-12.0
7000.00	.788 -58.3	3.613	120.6-28.778	81.4	.871	-14.0
8000.00	.729 -70.8	3.447	110.6-28.848	75.0	.873	-16.0
9000.00	.675 -82.3	3.365	100.1-28.560	72.7	.864	-19.1
10000.00	.612 -94.8	3.108	91.4-28.331	68.1	.848	-21.6
11000.00	.582 -109.9	3.025	83.4-27.584	69.9	.851	-24.4
12000.00	.546 -124.1	2.929	73.9-26.312	67.0	.836	-27.1
13000.00	.512 -140.2	2.801	64.0-25.748	66.4	.809	-30.2
14000.00	.480 -158.4	2.480	56.4-26.374	60.7	.790	-31.5
15000.00	.490 -176.8	2.554	44.6-24.856	60.8	.796	-38.8
16000.00	.532 167.0	2.310	32.3-24.087	49.9	.790	-45.1
17000.00	.541 151.1	2.066	22.4-23.178	41.3	.779	-50.9
17999.99	.561 132.9	1.660	13.1-21.908	30.3	.724	-53.6

REF PLANES = 3.09 3.09 6.18

FREQ	521	MSG	K	hAG	MASON U
MHZ	DB	DB		DB	DB
2000.00	3.49	20.66		\$\$ \$\$\$\$\$	31.55
3000.00	3.42	18.57		\$\$\$\$ \$\$ \$	21.72
4000.00	3.47	17.36	.44	\$\$\$\$\$\$\$	25.03 23.23
5000.00 6000.00	3.52 3.54	16.58 16.20	.61	\$\$\$\$\$\$\$ \$\$\$\$\$\$\$	\$\$\$\$\$\$
7000.00	3.61	16.20	.81	\$\$\$\$\$\$\$	28.50
8000.00	3.45	16.15	1.04	14.96	19.54
9600	3.37	15.96	1.24	13.03	17.36
10000.00	3.11	15.72	1.58	11.26	14.37
11000.00	3.03	15.30	1.42	11.45	15.56
12000.00	2.93	14.62	1.42	10.77	15.03
13000.00	2.80	14.27	1.61	9.69	13.08
14000.00	2.48	14.43	2.07	8.53	10.79
15000.00	2.55	13.71	1.55	9.33	12.61
16000.00	2.31	13.20	1.37	9.56	13.61
17000.00	2.07	12.62	1.29	9.42	13.87
17999.99	1.66	11.78	1.39	8.05	11.79

REF PLANES = 3.09 3.09 6.18

SH JULY 13, 1977 FE) EVALUATION SH

M-107/EAR SESD SER MO. 1

61AS≕ 2.00 VOLTS, 12.00 MA

S -- MAGN AND ANGLES:

FREG		11		21		iε		LE
2000.00	.981	-17.7	1.669	161.5	.022	83.1	.773	-6.2
3000.00	. 954	-25.1	1.555	154.2	.033	80.4	.761	-6.6
4000.00	. 942	-32.0	1.564	147.3	. 041	78.2	. 7 %5	-8.1
5660.00	. 899	-39.0	1.547	139.3	.048	78.0	.727	-9.2
6000.00	.877	-47.9	1.571	132.0	.054	77.2	.711	-12.0
7999.99	. 1540	-55.6	1.570	123.6	. 868	74.5	.698	-16.7
8000.00	.806	-64.9	1.555	115.5	. 654	72.7	.655	-21.3
9000.00	. (55	-73.8	1.546	105.9	.668	69.2	.663	-26.1
19999.99	.716	-83.6	1.457	99.7	.661	69.7	. 524	-29.2
11000.00	.697	-92.2	1.491	91.6	.671	71.8	. 545	-33.3
12000.00	.670	-103.2	1.468	82.5	. 677	65.7	.611	
13000.00	.612	-115.3	1.394	74.5	.062	63.7	.607	6.8
14000.00	.612	-128.1	1.443	65.6	. 684	68.6	.609	-53.4
15000.00	.618	-140.5	1.401	55.7	.693	60.8	.595	-b2.6
16000.00	.629	-150.5	1.374	46.6	.697	25.4	.571	-71.6
17000.00	.590	-162.2	1.329	34.9	. 195	49.5	- 545	-79.8
17999.99	.557	-176.6	1.278	26.3	.123	43.8	.533	-55.6

REF PLANES = 3.09 3.09 6.18

FRED	521	MSG	k.	hiHG	MASON U
MHZ	ЬB	ĎБ		نفان	ыB
2999.99	4.13	16.55	. 24	555555	29.12
3000.00	3.83	16.78	· · · · · · · · · · · · · · · · · · ·	\$\$\$\$\$\$\$	21.62
4000.00	3.88	15.78		\$\$\$\$\$\$\$	22.15
5000.00	3.75	15.12	.76	\$\$\$\$\$\$\$	15.58
6000.00	3.98	14.60	.72	\$\$\$\$\$\$\$	20.02
7000.00	3.92	14.16	. 54	\$\$\$\$\$\$\$	18.30
8000.00	3.89	13.89	.94	>\$\$\$\$\$\$\$	17.66
9000.00	3.78	13.59	1.14	11.29	14.54
10000.00	3.44	13.54	1.61	9.25	11.81
11000.00	3.47	13.24	1.39	9.77	13.91
12000.00	3.34	12.19	1.21	16.66	15.33
13000.00	2.88	13.54	8.15	1.45	9.97
14000.00	3.19	12.33	1.41	8.52	12.65
15000.00	2.93	11.78	1.38	8.91	13.09
16000.00	2.76	11.50	1.30	5.21	12.81
17000.00	2.41	11.69	1.45	7.06	16.56
17999.99	2.13	10.17	1.39	5.45	9.97

REF PLANES = 3.09 3.09 6.18

```
SH
SH
JULY 13: 1977
FEI EVALUATION
```

SEP NO. 1

M-107/ ENF 323D BIAS≕ 2.00 COLIS, 20.00 MA

S -- MAGN AND ANGLES:

FREG	1.1	Ë	1	1	LĒ		22
2000.00	.980 -18.5	5 1.812	161.6	.019	86.0	.785	-5.8
1000.00	.950 -26.7	2 1.746	153.7	.027	81.5	.773	-6.6
4999.99	.938 -33.	+ 1.752	147.1	. ks	80.1	. 159	-7.3
5000.00	.890 -40.	7.725	138.7	.639	81.1	. 140	-8.3
5000.00	.865 -99.	2 1.747	131.5	. 1.16:4	51.4	.725	-10.7
7000.00	.826 -57.	5 1.734	125.1	. 10 mg	86.1	.713	-15.0
S000.00	.793 -br.	3 1.724	115.3	.651	19.6		-19.4
9000.00	. (6) - (6.)	1.700	165.4	1.1	77.9	. 664	-23.7
10000.00	.702 -86.	J 1.623	99.6	. U48	81.6	.648	-27.2
11000.00	.685 -95.	5 1.627	50.8	. 808	84.8	.669	-30.5
12000.00	.657 -107.	4 1.687	86.4	.663	79.2	. (45	-38.8
13000.00	.607 -119.7	2 1.521	74.8	. 550	82.3	. 646	-43.8
14000.00	.601 -131.	1.563	65.7	.075	84.6	. 545	-49.9
15000.00	.613 -143.	3 1.515	55.8	. 654	76.7	.637	-58.9
16000.00	.625 -153.	9 1.484	95.1	.696	12.6	.519	-57.1
17000.00	.586 -165.	+ 1.433	30.3	.697	64.4	.555	-,5.5
17999.99	.556 1/9.	1.366	26.5	.115	57.9	. 500	-81.2

REF PLANES = 3.09 3.09 6.18

FRED	521	MSG	F.	MAG	MASON U
HH2	DB	ЪБ		ПĒ	DB .
2000.00	5.16	19.82	. 24	\$\$\$\$\$\$\$	34.10
3000.00	4.54	18.07	.41	\$\$\$\$\$\$\$	22.94
4000.00	4.87	17.07	.48	\$\$\$\$\$\$	24.62
5000.00	4.74	16.48	.75	\$\$\$\$\$\$\$	20.13
6999.99	4.85	15.99	.78	\$\$\$\$\$\$\$	21.73
7000.00	4.78	15.55	.91	\$\$\$\$\$\$\$	19.82
8000.55	4.73	15.28	1.66	\$\$\$\$\$\$\$	19.42
9000.00	4.61	14.96	1.21	12.22	16.67
10000.00	4.21	15.26	1.72	16.32	13.14
11000.00	4.23	14.50	1.37	19.55	15.51
12000.00	4.12	14.05	1.18	11.52	18.21
13000.00	3.64	14.70	2.11	5.71	16.91
14000.00	3.88	13.20	1.51	9.85	14.15
15000.00	3.61	12.55	1.17	16.69	15.39
16000.00	3.43	12.17	1.13	10.00	15.61
17000.00	3.13	11.69	1.29	8.47	11.99
17999.99	2.71	10.62	1.19	7.98	11.69

REF PLANES = 3.09 3.09 6.18

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

FET EVALUATION M-107 EXP-338

SER NO. 1

BIAS= 2.00 VOLTS, 12.00 MA

S -- MAGN AND ANGLES:

FREG		11		21		12		55
2000.00	. 979	-15.3	1.714	163. 6	. 018	85. 5	. 792	-5.8
3000.00	. 950	-21.2	1. 653	156. 5	. 026	84. 9	. 778	-6.2
4000.00	. 936	-26. 9	1.672	149.4	. 033	85. 1	. 769	-7.8
5000.00	. 893	-33. 0	1. 678	143.6	. 038	85. 4	. 748	-10.0
6000.00	. 862	-40.5	1.711	134.8	. 043	84.3	. 750	-13. 9
7000.00	. 834	-46.7	1.691	126. 6	. 047	87. 0	. 723	-18.5
8000.00	. 777	-58. 0	1. 687	119.8	. 048	87. 9	. 717	-21.9
9000.00	. 736	-65. 2	1. 628	110.2	. 052	87.7	. 728	-26.4
10000.00	. 683	-75. 1	1.592	103.0	. 054	89. 2	. 706	-31.9
11000.00*	1.175	-86. 4	1.409	96.8	. 055	94.6	. 713	-36.3
12000.00	. 620	-91.6	1. 528	88. 5	. 063	92. 5	. 714	-42. 1
13000.00	. 573	-104.5	1.490	79. 0	. 067	92. 4	. 698	-44.5
14000.00	. 525	-117.3	1.406	72. 6	. 068	94.2	. 698	-46. 9
15000.00	. 536	-129.6	1.396	63. 4	. 086	91.8	. 723	-52. 9
16000.00*	. 537	-139. 5	1.310	50. 3	. 090	81.4	*1.351	-61.3
17000.00	. 494	-149.5	1.332	48. 6	. 106	84. 8	. 701	-60. 9
17999.99	. 464	-163. 7	1. 338	40. 4	. 116	76. 9	. 711	-64. 9

REF PLANES = 3.09 3.09 6.18

FREQ	521	MSG	K	MAG	MASON	U
MHZ	DB	DB		DB	DB	
2000.00	4. 68	19.70	. 26	\$\$\$\$\$\$	30.09	
3000.00	4. 36	18.09	. 49	\$\$\$\$\$\$\$	22. 67	
4000.00	4. 47	17.11	. 50	\$\$\$\$\$\$	25. 63	
5000.00	4. 50	16.46	. 71	\$\$\$\$\$\$\$	20.76	
6000.00	4.67	15. 98	. 76	\$\$\$\$\$\$\$	22. 18	
7000.00	4. 56	15. 58	. 86	\$\$\$\$\$\$\$	22. 84	
8000.00	4. 54	15.46	1. 07	13. 90	18.88	
9000.00	4. 23	14. 97	1.14	12.71	18. 40	
10000.00	4. 04	14.69	1.36	11.10	15.44	
11000.00*	2. 98	14. 10	-1.75	\$\$\$\$\$\$\$	\$\$\$\$\$\$	
12000.00	3. 48	13.84	1.30	10.56	15.71	
13000.00	3. 47	13. 45	1. 46	9. 43	13. 19	
14000.00	2. 96	13.14	1.66	8. 38	11.09	
15000.00	2. 90	12.12	1.12	10.00	14. 78	
16000.00*	2. 35	11.65	-3. 08	\$\$\$\$\$\$\$	\$\$\$\$\$\$	
17000.00	2.49	11.00	1. 10	9. 05	12.74	
17999.99	2. 53	10.63	1. 01	10.04	13. 87	

REF PLANES = 3.09 3.09 6.18

1.17**0******

^{*} Bad Data

SH AUG 2, 1977

FET EVALUATION M-107 EXP-338

SER NO. 1

BIAS= 2.00 VOLTS, 20.00 MA

S -- MAGN AND ANGLES:

FREG	11	21	12	22
2000.00	. 978 -16. 4	2. 011 162. 9	. 016 85. 6	. 797 -5. 6
3000.00	. 944 -22. 8	1. 933 155. 6	. 023 85. 8	. 784 -5. 9
4000.00	. 928 -28. 9	1. 952 148. 7	. 028 86. 7	. 773 -7. 3
5000.00	. 876 -35. 7	1. 951 142. 4	. 033 87. 8	. 752 -9. 4
6000.00	. 854 -44. 0	1. 974 133. 5	. 037 88. 6	. 756 -13. 2
7000.00	. 803 -53. 5	1. 934 125. 2	. 040 90. 5	. 729 -17. 5
8000.00	. 762 -60. 4	1. 924 118. 5	. 042 95. 7	. 721 -20. 6
9000.00	. 710 -69. 2	1.846 108.9	. 045 97. 2	. 736 -24. 9
10000.00	. 655 -79. 6	1. 797 101. 4	. 049 99. 9	. 715 -30. 2
11000.00	. 628 -87. 6	1.743 94.4	. 055 104. 8	. 723 -34. 5
12000.00	. 588 -98. 0	1.704 85.9	. 060 103. 6	. 729 -40. 5
13000.00	. 541 -110. 3	1.649 77.7	. 066 103. 4	. 713 -42. 7
14000.00	. 496 -123. 5	1.553 71.7	. 068 105. 1	. 715 -45. 1
15000.00	. 510 -135. 6	1. 532 62. 5	. 086 101. 2	. 744 -51.0
16000.00	. 513 -145. 6	1.490 55.2	. 094 97. 3	. 730 -56. 1
17000.00	. 473 -155. 6	1. 453 48. 0	. 106 92. 3	. 729 -59. 5
17999. 99	. 441 -170. 5	1. 453 39. 5	. 118 84. 6	. 741 -62. 9

REF PLANES = 3.09 3.09 6.18

FREQ MHZ	S21 DB	MSG DB	K	MAG DB	MASON U
2000.00	6. 07	20. 94	. 26	*****	32. 94
3000.00	5. 72	19. 33	. 50	\$\$\$\$\$\$\$	24. 43
4000.00	5. 81	18.39	. 51	*****	28. 82
5000.00	5. 80	17.78	. 77	****	22. 02
6000.00	5. 91	17. 28	. 73	\$\$\$\$\$\$\$	31. 26
7000.00	5. 73	16.83	. 94	\$\$\$\$\$\$\$	22. 90
8000.00	5. 48	16.60	1.05	15. 25	22. 46
9000.00	5. 33	16.08	1.13	13.89	21.12
10000 00	5. 09	15. 68	1.34	12. 22	17. 15
11000.00	4. 83	15.04	1.21	12. 27	18. 25
12000.00	4. 63	14.53	1.18	11.94	17. 66
13000.00	4. 34	13. 99	1. 31	10.64	14. 51
14000.00	3. 82	13. 58	1.45	9. 59	12. 32
15000.00	3.71	12.49	. 94	\$\$\$\$\$\$\$	17. 11
16000.00	3. 47	11.99	. 92	\$\$\$\$\$\$	16. 03
17000.00	3. 24	11.35	. 91	\$\$\$\$\$\$\$	14. 99
17999.99	3. 25	10.89	. 82	*****	17. 07

To summarize, the following FET characteristics must be specified if the FET is to be useful in a particular physical circuit:

C _{in} and C _{out}	 maximum values which depend upon upon bonding inductance
(RC) input (RC) output R _{in} and R _{out}	 minimum value depends upon bandwidth maximum value depends upon bandwidth minimum value of R_{in} and maximum value of R_{out}
in and Cout	which depend on impedance transforming ability of matching network
MAG	<pre>- (desired gain) + (imput and output mismatch loss) + (circuit losses)</pre>

C. SINGLE-ENDED AMPLIFIERS

The gain of an amplifier is equal to the maximum available gain minus the sum of the mismatch losses of the input and output matching networks.

Gain = MAG -
$$(MMLS_{11} \text{ and } MMLS_{22})$$

For a flat gain response over the bandwidth of the amplifier the right hand side of the equation must be a constant. Since MAG decreases with increasing frequency at about 6 dB/octave, the sum of the mismatch losses should decrease with increasing frequency at the same rate of about 6 dB/octave. In addition, to have the highest gain at the high frequency end of the desired band the sum of the mismatch losses must be as small as possible at that frequency.

The mismatch loss of a circuit is:

Loss =
$$1/(1 - |\rho|^2)$$

For a given input or output FET RC product Fano's equation (Fig. 35) shows that the narrower the bandwidth, the higher must be the term, Ln $|1/\rho|$. Or, the narrower the bandwidth, the smaller will be ρ and the mismatch loss. Also, the wider the bandwidth, the higher will be ρ and the mismatch loss. The FET RC product determines the maximum bandwidth obtainable from a particular type of matching network.

Figure 37 shows the calculated mismatch loss for two different input matching networks for an M-107 type FET over the 5 to 20 GHz frequency range. The upper curve is for a 4-element matching network and the lower curve is for the 6-element matching network that was used in the 7 to 18 GHz amplifiers. At 7 GHz the loss for the 4-element network is about 0.5 dB higher than the loss for the 6-element network. Since 6 gain modules were used in the 7 to 18 GHz amplifier, this 0.5 dB loss per matching network would have corresponded to a 3 dB loss in gain at 7 GHz for a complete amplifier. The ripple in the mismatch loss curves must be kept low so that the total ripple in the gain curve for a single, balanced gain module is only ± 0.2 dB maximum. Many gain modules may then be connected together with a low resultant amplifier gain ripple.





Figure 37 Single Ended 7 to 18 GHz Amplifier

Also shown in Fig. 37 are the data on a single-ended 7 to 18 GHz amplifier. This amplifier used the 6-element input matching network and a 4-element output matching network. The measured mismatch loss on the 6-element network agrees with the calculated values within a few tenths of a dB. The gain of the complete amplifier was calculated using a computer simulation program with measured S-parameters. The measured gain is about 0.5 dB lower than the calculated gain.

The calculated and measured data for a single-ended 10.7 to 18 GHz amplifier is shown in Fig. 38. The measured input mismatch loss closely follows the calculated loss. The measured output mismatch loss has the desired values, such that the sum of the mismatch losses equals 6 dB/octave. As with the 7 to 18 GHz circuit, the measured gain is above the calculated gain, which might suggest that the S-parameters used in the simulation program were measured on a below-average device.

To demonstrate the problem of matching the high output resistance of narrow gate FETs such as the M-104, the transformed output resistance values in Fig. 39 were calculated [11], [12], [13]. The equivalent output circuit of the FET is assumed to be 1000 ohms shunted by 0.03 picofarads. For an assumed ripple of 0.25 dB and zero slope, the circuits were synthesized. After synthesis, the output resistance for 4, 6 or 8-element matching networks are all over 400 ohms for either 7 to 18 GHz or 10.7 to 18 GHz frequency ranges. The maximum impedance transformation possible using the L-connected inductors was then calculated. It is seen that at least an 8-element network is necessary to match 1000 ohms to 50 ohms over the 7 to 18 GHz frequency range. A 4-element network can be used to match 1000 ohms to 50 ohms over the narrower 10.7 to 18 GHz frequency range.

There are special problems in realizing any of these networks. For example, a low frequency wire table shows that a 4.5 nanohenry inductance requires a length of 0.5 mil diameter wire which is 0.12 inches long; but 0.12 inches is 0.18 wavelengths in the air at 18 GHz. Since this wire is electrically long, it must be considered a high impedance transmission line. Also, the location of the elements on the substrate as required by the matching network compared to the location of RF grounds and FET and coupler terminals make some matching networks difficult to achieve.









Figure 38 Single Ended 10.7 to 18 GHz Amplifier







Maximum Impedance Transformation using 4, 6, or 8 Element Networks

Figure 39

Several sources of error in circuit synthesis and simulation are: (1) the inaccuracy of the S-parameter data, (2) the reference planes error (or bonding inductance), (3) the overly-simplified FET equivalent circuit is not accurate over the entire frequency range, and (4) the equivalent resistance and capacitance of the FET should correspond to those for simultaneous match rather than unilateral match near the high frequency edge of the band.

D. BALANCED GAIN MODULES

A schematic diagram of a balanced amplifier module is shown in Fig. 40 [14]. An input signal applied at ①, splits and appears at ③ and ④. The two signals at those points are now 90° out of phase because of the hybrid coupler. The two signals are amplified by Al and A2 which are made as identical as possible. The two signals are then recombined by the output hybrid coupler.

The phasing is such that they appear at \bigcirc in phase and at \bigcirc ,180° out of phase. If the coupling of the hybrids is exactly 3 dB at a particular frequency, then the two signals cancel at \bigcirc and the gain of the balanced amplifier from \bigcirc to \bigcirc is that of the individual stages Al or A2, minus any losses in the hybrids. At frequencies where the coupling is not 3 dB, there will be a reduction in gain from \bigcirc to \bigcirc equal to $2k\sqrt{1-k^2}$ where k^2 is the coupling of the coupled port. ($k^2 = 0.5$ for 3 dB coupling.)

The deviation of coupling from 3 dB will cause mismatch loss and ripple in the balanced amplifier (see Fig. 42). A coupler with 3 dB of coupling at midband would cause significant loss ($^{\circ}0.3$ dB) at the band edges of a 7 to 18 GHz amplifier. By overcoupling the design at midband, some loss occurs at midband but bandpass response of the amplifier is significantly increased. A 2.4 dB coupling seemed to be the best compromise for the 7 to 18 GHz band since it caused less than 0.1 dB of degradation in gain from 6.5 to 18.5 GHz. Likewise, 2.8 dB coupling was selected for the 10.7 to 18 GHz band.

The most significant reason for using balanced construction, however, is the improvement in VSWR which is gained over that of a single-ended amplifier. Again referring to Fig. 40, any reflections at 3 and 4 due to a signal at 1 are again split by the input hybrid. If the amplifiers have identical reflection coefficients, and the coupling is 3 dB at that particular frequency, the reflections will be in phase at 2 and will be absorbed by the 50 ohm termination. The reflections will cancel at 1 and make the amplifier appear to have unity VSWR. For frequencies where the coupling is not 3 dB, the improvement return loss over that of the single-ended stages will be $(2k^2-1)$. Figure 41 shows the coupler dimensions.






Figure 40 Schematic Diagram of a Balanced Amplifier Module



Material: .015 inch Thick Alumina

Frequency 10.7 to 18		7 to 18	7 to 18 GHz	
K	2.4	2.8	dB	
W	.00122	.00140	inches	
3	.00063	.00096	inches	
L	. 0945	. 0823	inches	

Figure 41 Couplers



Through Loss for 2-Single Section 90° Hybrids Connected in Balanced Configuration

Figure 43 shows the improvement in return loss vs. frequency for a 2.4 and 3.0 dB single section coupler.

The theoretical midband improvement in return loss is 16 dB for a 2.4 dB coupler and 26 dB for 2.8 dB coupler. A 16 dB improvement corresponds to a VSWR = 1.38 maximum and 26 dB corresponds to a VSWR = 1.1 maximum when ③ and ④ are connected to unity reflection coefficient. This improvement in return loss can be measured approximately if two couplers are placed back-to-back (replacing the amplifiers in Fig. 40 with direct connections) and the signal at ③ compared with the signal at ①. Both terminals ② and ⑦ now have 50 ohm terminations. Figure 43 shows the measurements on pairs of couplers for both 7 to 18 GHz and 10.7 to 18 GHz frequency ranges. The "thru" measurement in the "Loss in Gain" curves indicates the loss through two APC-7-to-microstrip launchers and a straight 50 ohm microstrip line (replacing the pairs of couplers) between the launchers. The added loss of the pair of couplers is only a few tenths of a dB. The measurement accuracy was not sufficient to show the extra small midband loss shown in Fig. 41. The "Improvement in Return Loss" curve in Fig. 44 for the 7 to 18 GHz coupler closely approximates the theoretical curve in Fig. 43.

Of the many possible types of couplers and methods of manufacture, the simplicity and the advantage of having an all "microstrip" design dictated using a Lange [9] coupler.

Data on complete balanced gain modules are shown in the following figures and tables. All of the data on individual gain modules were taken using our own APC-7-to-microstrip adaptors. Each adaptor has a loss of about 0.2 dB, as in ated in the top of Fig. 44, and this loss should be subtracted from the noise figure values and two times this, or 0.4 dB, loss added to the gain values shown. The reflections in these adaptors will affect the VSWR values shown. The gain modules have parameters which change slowly with frequency, so that any abrupt changes shown on an ANA listing indicates a poor ANA calibration at that frequency.

Data on the 10.7 to 18 GHz gain modules using the M-104/R35A FETs are shown in Table XIII and Fig. 45. Table XIII is an ANA listing which shows the low VSWR






Figure 43
Improvement in Return Loss vs. Frequency





Coupler Measurements

SH MAR 14, 1977

M-104 GHIN MUDULE 10.7 TO 18 GHZ 5/H B 8 B10

FFEQ MHZ	USMR 1N	GAIN DB	FLHT DB	PHHSE DEG		GPDEL MSEC	1SOL DB	USMR OUT
9000.0	1.22	5.51		-142.63		.00	23.23	1.74
9200.0	1.19	5.71	-	-165.71		.34	22.87	1.71
9400.0	1.17	5.75		168.28		.34	22.65	1.64
9600.0	1.16	5.92		144.99		.33	22.43	1.60
9800.0	1.16	5.86		120.79		.34	22.31	1.55
18880.0	1.15	5.99		96.30		.33	22.08	1.46
10200.0	1.16	5.94		73.47		.32	21.91	1.41
10400.0	1.15	5.94		49.75		• 3 <u>2</u>	21.86	1.37
10600.0	1.15	5.87		27.60		.31		1.31
10800.0	1.16	5.77	-, HE	5.03	1.12	.31		1.28
11000.0	1.17	5.76		-17.50		.31		1.27
11200.0	1.17	5.60		-39.86		.30	21.54	1.21
11400.0	1.18	5.50		-60.73 -83.00		.30 .30	21.54 21.57	
11600.0 11800.0	1.19	5.60 5.54		-03.00 103.23		.30	21.46	1.25 1.25
12000.0	1.22	5.42		-103.63 -126.42		.33	21.33	1.27
12200.0*	1.22	4.44		-150.44		.29	21.79	1.25
12400.0	1.23	5.38		-168.08		.28	21.18	1.30
12600.0	1.25	5.40		170.10		.29	21.18	1.39
12800.0	1.26	5.42		150.51	34		21.12	1.28
13000.0	1.27	5.27		128.20		.29	21.06	1.31
13200.0	1.29	5,40		108.69		.28	21:00	1.25
13400.0	1.30	5.36		87.77		.30	20.94	1.19
13600.0	1.30	5.45		66.10		.29	20.74	1.18
13800.0	1.30	5.50		45.39		.29	20.60	1.16
14000.0	1.30	5.60	.11	24.18		.29	20.51	1.10
14200.0	1.29	5.66		3.25		.29	20.27	1.08
14400.0	1.28	5.71		-17.95		.29	20.95	1.08
14600.0	1.25	5.71		-38.64		.29	20.15	1.08
14800.0	1.24	5.75		-60.20		.29	19.92	1.07
15000.0	1.21	5.82		-80.46		.30	19.84	1.10
15200.0	1.18	5.92		-103.18		.30	19.55	1.11
15400.0	1.15	5.97		-123.48		.30 .30	19.19 19.07	1.10 1.15
15600.0	1.13	5.98 6.06		-146.08 -166.98			18.79	1.07
15800.0 16000.0	1.10 1.09	6.02		172.58		.31	18.64	
16200.0		6.03		148.89		.31	18.40	
16400.0	1.09	6.05		128.65	1.24	.29	18.23	
16600.0	1.10	6.00		106.68	.58	.3í	18.19	1.03
16800.0	1.10	6.03		84.14		.30	17.74	1.15
17000.0	1.11	6.06		63.56		.29	17.68	1.03
17200.0	1.11	6.04		41.78		.31	17.35	1.62
17400.0	1.11	6.29		19.59		.31	17.53	1.30
17600.0	1.10	5.98		-2.90	-2.48	.31	17.21	1.10
17800.0	1.10	5.80	08	-24.95		.31	17.18	1.35
18000.0	1.11	5.74	02	-47.46	-4.45	.00	17.00	1.22
LIMERR-		1	0600.0		10600.0			
12ATION			10		10			
RAMGE		1	8000.0		18000.0			QUALITY PRACTICAR
* Bad Data					-95-	FRIOM COP	Y FURNISH	ED TO DDC




Figure 45
Gain and Noise Figure for an M-104 Gain Module

expected from the use of couplers and a balanced amplifier design. The gain varies from about 5.4 to 6 dB across the band. The M-104 gain modules in particular were tuned to have an increasing gain with frequency to overcome the loss in the input signal limiter. The phase deviation follows the expected curve which is slightly positive near 10.7 and slightly negative near 18 GHz. The phase deviation data is somewhat erratic which indicates that the data is near the resolution of the ANA. Figure 44 shows the gain, corrected noise figure, and noise figure for an infinite cascade* of these modules. Because of the high noise figure for this particular slice of M-104 transistors, the M-104 gain modules were placed near the middle of the amplifier where they could supply 6 dB gain without affecting the amplifier noise figure. The power output at 1 dB gain compression of an M-104 gain module at 18 GHz is approximately +10 dBm.

Data on the 10.7 to 18 GHz gain module using the M-107/323D FET is shown in the ANA listing of Table XIV. The VSWR is quite low. The module current was adjusted for good noise figure, so that the gain is only 4.6 near 10.7 GHz to near 4.0 at 18 GHz. Over the center of the band the gain variation or "Flatness" is very small. For drain currents near I_{DSS} the gain increases to near 7 dB. The phase deviation is only 1 or 2 degrees over most of the band. Figure 46 is for a single-ended M-107 circuit but shows noise figure data similar to Fig. 45 . For a total module current of 25 mA (12.5 mA in Fig.46) the infinite cascade noise figure is 7.1 dB which compares to 9 dB for the older M-104. The power output at 1 dB gain compression of the M-107 gain module is near +15 dBm.

Data on two, 7 to 18 GHz gain modules which use the M-107/338 FET are shown in the ANA listings in Tables XV and XVI. The VSWR's, again, are very low. The gain of both modules is near 5 dB with the gain increasing with frequency.

$$F_{\infty}= F + \frac{F-1}{G-1}$$

^{*} The noise figure of an infinite cascade (F_{∞}) of amplifiers having individual noise figures of F, and Gains, G, is:

SH JULY 25, 1977

16.7 TO 18 GAIN MODULE M-107 EXM-323D FET 5-N CH3 CB5

FEED	USHR	רוברובי	FLHI	FHHSE	LEDEL	150L	USME	NUISE
MH2	114	IJB	UE	DEV	MSEL	UБ	UUI	F16
								Corrected
16666.0	1.63	4,51			. 60	19.74	1.08	4.8
16200.0	1.63	top a filter			-25	19.66	1.04	
10400.0	1.63	4.55			. 25	15.58	1.07	
10600.0	1.61	4.64		.57	. 29	19.51	. 1.69	
10800.0	1.59	4.60	41	40	.28	17.45	1.11	
11000.0	1.56	4.45	- : 15/2	.25	.29	17.43	1.12	
11800.0	1.54	4.43	4	-1.31	. 27	17.28	1.13	
11400.0	1.51	4.40	25	-1.61	.65	19.26	1.14	
11600.0	1.47	4.27	16	53	. ≥8	17.20	1.1%	
11800.0	1.44	4.55	16	-1.16	. 29	19.16	1.15	
12000.0	1.40	4.23	!!	-2.Wb	.25	19.65	1.14	4.6
18800,0*	1.35	5.69	50	3.68	. E1	18.82	1.13	
12400.0	1.34	4.60	66	ー・ビラ	.51	15.55	1.12	
12600.0	1.33	4.60	66	81	5	18.85	1.11	
12800.0	1.31	4.10	. 194	-1.51	.21	18.51	1.65	
12000.0	1.28	9.17	. 61	. 15	• ic r	18.73	1.64	
13200.0	1.26		. Lin	. Z3	.29	16.63	1.95	
15400.0	1.23	4.65	bi4	-1.67	. 25	18.55	1.65	
13600.0	1.20	4.16	. UZ	.52		18.53	1.65	
13800,0	1.18	4.13	. 66	.26	. 28	18.59	1.199	
14000.0	1.16	4.15	.63	.37	.25	18.29	1.11	4.7
14200.0	1.13	4.14	· 64	.65	.28	18.15	1.14	
14490.0	1.10	4.13	.66	ಕರ.	.00	18.08	1.18	
19660.0	1.08	4.12	.07	.61	.21	17.97	1.21	
14800.0	1.06	4.07	. 11	1.60	.25	17.55	1.23	
15000.0	1.03	4.19	. હોંદો	・ビラ	.29	17.55	1.25	
15200.0	1.62	4.15	. <u>6</u> 6	.12		17.52	1.27	
15400.0	1.64	4.67	.11	1.34	. = 1	17.43	1.29	
15660.0	1.07	4.15	. 63	1.59	• i= '=	11.20	1.30	
15800.0	1.11	9.16	. 62	• 47	.68	16.96	1.31	
16000.0	1.14	9.13	. 65	1.66	. 22	16.95	1.54	5.6
16200.0	1.18	4.21	01	1.00	.68	10.19	1.33	
16400.0	1.21	4.66	63	.99	.69	10.04	1.33	
16600.0	1.24	4.07	.11	• 46	.25	15.43	4.54	
16800.0	1.26	4.13	.65	. 17	. izib	16.53	1.35	
17000.0	1.29	4.17	.61	. 50	- 29	16.22	1 - 54	
17200.0	1.32	4.16	. Diz	- 1 4	• ic. 9	16.11	1.35	
17400.0	1.33	4.10	. E/9	56	.20	16.02	1.55	
17600.0	1.33	4.01	. 11	-1.32	.29	15.78	1.38	
17800.0	1.33	3.74		-2.60	.29	15.61	1.38	
18000.0*	1.35	2.65	1.54	-3.14	. lele	15.58	1.43	5.3
LINEHR-			6666.61	biridala la				
IZATION		•	10.00	10				
A COLUMN			10	10				

^{*} Bad Data

HANGE

18000.018000.0

Frequency = 18 GHz FET: M-107, EXP 323D V_{ds} = 2 Volts




Figure 46

Gain and Noise Figure for a 10.7 to 18 GHz M-107 Gain Module

SEPT 20, 1977

7 10 18 MODULE PHASE MATCH S/N 3

FREQ NHZ	VSWR IN	DB	FLAT DB	PHASE DEG	PHASE DEV	ISOL DB	VSWR	NOISE FIG
5000. o	2. 11	1.38		-75. 48		34. 23	1.88	
5333. 3	1.84			-124. 38		31.35		
5565, 7 5000, 0	1.62	3. 96 4. 17		-174. 23 141. 75		29. 33 28. 37		
6333. 3	1.34	4. 56		97. 18		27. 52		
6666. 7	1. 27	4. 69		56. 40		26. 84		
7000. 0	1. 22	4. 73		16. 31	13.03			
7333. 3	1.19	4.78	. 10	-22.86	8.33	25.75		
7666. 7				-40. 25		25. 48		
800 0. 0		4. 91		-98. 24		25. 11		
8333. 3		4.76				24. 96	1.14	
8666.7	1.04			-169. 69	-2. 82	24. 41 24. 38	1. 13	
9000. 0 9333. 3	1.06	4. 80 4. 80		153. 87 119. 47	-2. 80	24. 05		
9566.7		4. 75		82. 55	-5. 29	23. 85		
· ·	1. 10	4.76	. 12	48. 78				
10333.3	1.09	4. 78	. 11	13.72				
10566. 7		4.77		-20.70				
11000.0		4. 69		-54, 45	-4. 61		1.21	
11333.3	1.03			-89.14		22. 58		
11666, 7				-122. 14		22. 49		
12000. 0 12333. 3*		4.73		167, 73 169, 93		22. 13	1.19	
12555. 7				136. 01				
13000.0	1. 13	4.62	. 25	103.02	53		1.09	
13333. 3	1.15	4. 74	. 14	68.74	44	21.06	1.06	
13666. 7	1.16				. 57	21.00	1.06	
14000.0	1, 17	4. 77		1. 23		20. 70	1.10	
	1.13	4.89	. 00	-33, 20 -47, 06	. 89	20. 23		
14666. 7 1500 0. 0	1.18	4.82		-100.40		20. 11 19. 71		
15333.3	1. 19			-135. 51		17. 43		
15656.7	1. 19	4.99		-149, 49		19. 10	1.32	
1600 0. 0	1.20	4.90		155, 43 132, 85		18, 92	1.33	
t6333.3	1.21					18. 48		
16666.7	1, 22	5.14		87. 58		18.08	1. 22	
17000.0	1.22	5, 23		52.88		17.64		
	1.22			16. 19		17.36		
17566. 7 1800 0. 0				-13. 66 -54. 20				
10000.0	1. 17	J. UJ		J. F. 2.0	4. 7.4	10. 47	1. 10	
LINEAR-			700 0. 0		7000. 0			
IZATION			TO		1.0			
RANGE		1	800 0. 0	1	800 0. 0			

^{*} Bad Data

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

SH SEPT 20, 1977

7 TO 18 MODULE PHASE MATCH S/N 4

FREQ MHZ		CAIN DB		PHASE DEG		ISOL DB		NOISE FIG
5000. 0	2.11	1.35		-78. 69		37. 07		
5333. 3	1.86			-127. 41		32. 73		
5666. 7	1.66	3. 54		-176. 46		30. 16		
6333. 3	1.49	3.77		140. 53 76. 85		28. 96		
6566. 7				56. 77				
7000.0								
7333. 3	1. 23	4. 51	. 41	-21.47	7. 52	26.07	1. 16	
7333. 3 7666. 7	1.17	4. 56	. 37	-58. 75	4.63	25. 81	1.13	
8000. O	1.12	4.74	. 18	-96. 52	1.25	25. 52	1.10	
8333. 3	1.08	4.54	. 23-	-132. 32	15	25. 31		
3666. 7				-167. 73				
9000. 0	1. 01	4. 70	. 22	155. 78				
9333. 3				121. 54 84. 91				
9666. 7 10000. 0	1.04	4. 57		51. 45				
10333 3	1.04	4.67	25	16. 36				
10666. 7	1.05	4. 68	. 24	-17.74				
11000.0	1.07	4.59	. 33		-4.08			
11333.3	1.09	4.63	. 29					
11565.7	1.12	4. 57	. 35-	-118. 52				
12000.0					-3. 50	22. 97	1. 27	
12333. 3* 12666. 7	1.17	4.77	-1. 16	173, 52		21. 94 22. 57	1. 22	
13000.0	1 19	4. 72	. 13	106. 92			1. 17	
13333. 3	1. 21	4. 87	. 05			22. 02		
13666. 7								
14000.0		4.94	01	4.85	1.63	21.55	1.07	
14333.3	1.24	5. 07	13	-29.77	1.39	21.04	1.07	
14666. 7		5. 04	11	-63.81	1.39 1.75 2.49	20 20	1 10	
1500 0. 0 1533 3. 3		5. 22	29	-97. 46	2.49	20. 3 2 19. 9 7	1.13	
15666.7						19. 51	1.16	
16000.0								
14333.3						18.53		
15555.7		5.34	41	89. 97		18.04		
17000.0				55. 18		17.46	1.08	
173333	1.14	5. 37		18. 46		17. 23	1. 07	
17666. 7				-16.09		16.72		
18000. 0	1. 16	5. 36	43	-51. 48	-2.00	16. 31	1. 15	
LINEAR-			7000. 0		7000. 0			
NOTTAXI			TO		TO			
RANGE		1	800 0. 0	1	18000.0			

^{*} Bad Data

The gain variation is near ± 0.2 dB if the gain slope is ignored (see Fig.47). The phase deviation is near 5 degrees except near 7 GHz. This phase deviation is much larger than for the 10.7 to 18 GHz gain modules. The larger phase deviation is due to the increased bandwidth and the required use of a 6-element input matching network.

Figure 47 shows the swept gain response of these two 7 to 18 GHz gain modules from 4 to 23 GHz. The gain from 7 to 18 GHz compares well with the calculated gain curve in Fig. 37. The out-of-band gain (below 6 GHz and above 20 GHz) for these two gain modules has been adjusted so that they are nearly equal. Table XVII shows a listing, calculated from the ANA data, which shows the gain and phase of each amplifier and the difference in gain (DG12) and phase (DP12) between the two modules. The difference in phase (DP12) of these modules starts at near 1 degree at 7 GHz and remains less than 4 degrees through 18 GHz.

Gain for a 7 to 18 GHz module as a function of total module drain current is shown in Fig. 48. For 19 mA total current, the gain is from 4 to 4.5 dB across the band. At 18 GHz the corrected noise figure is 5 dB and the noise figure for an infinite cascade is 6.4 dB. These noise figures for the M-107/338 in a 7 to 18 GHz module are much better than the M-107/323D in the 10.7 to 18 GHz module. (See Fig. 46.) For the total module current equal to I_{DSS} of the FETs, the gain is near 7 dB from 7 to 18 GHz.

Figure 47 Gain Response of 7 to 12 Gain Hodules

SH SEPT 20, 1977


7 TO 18 MODULE PHASE MATCH

S21 IN DB

FREQ	S/N 3 GAIN PHASE	DG12 DP12	S/N 4 GAIN PHASE
FREQ .7000. 0 7333. 3 7646. 7 8000. 0 8333. 3 8466. 7 7000. 0 9333. 3 9466. 7 10000. 10333. 10667. 11000. 11333. 11467. 12000. 13333. 12667. 14000. 14333. 12667. 15000. 15333. 12667. 15000. 15333. 15667. 15000.		. 32 8 .27 -1. 4 .23 -1. 5 .18 -1. 7 .12 -1. 9 .11 -2. 0 .09 -2. 1 .08 -2. 1 .11 -2. 4 .09 -2. 5 .10 -2. 6 .10 -3. 0 .10 -3. 1 .04 -3. 5 .04 -3. 5 .05 -3. 7 17 -3. 4 22 -3. 2 21 -2. 9 23 -2. 7 25 -2. 8	GAIN PHASE 4. 41 17. 1 4. 51 -21. 5 4. 56 -58. 7 4. 74 -96. 5 4. 64-102. 3 4. 72-167. 7 4. 70 156. 0 4. 72 121. 5 4. 64 84. 9 4. 67 51. 4 4. 68 -17. 7 4. 59 -51. 4 4. 63 -85. 6 4. 57-118. 5 4. 71-154. 0 6. 09 173. 5 4. 77 139. 8 4. 72 106. 9 4. 87 72. 3 4. 87 72. 3 4. 87 39. 0 4. 94 4. 9 5. 07 -29. 8 5. 04 -63. 8 5. 22 -97. 5 5. 21-132. 6 5. 23-165. 8 5. 15 159. 2
16333. 16657. 17000. 17333. 17667. 18000.	5. 03 122, 8 5. 14 87, 6 5. 23 52, 9 5. 18 16, 2 5. 20 -18, 7 5. 05 -54, 2	22 -2. 3 20 -2. 4 20 -2. 3 18 -2. 3 20 -2. 6 31 -2. 7	5, 25 125, 1 5, 34 70, 0 5, 43 55, 2 5, 37 18, 5 5, 40 -16, 1 5, 36 -51, 5

^{*} Bad Data

THIS PAGE IS BEST QUALITY PRACTICABLE.




E. INTERCONNECTIONS AND TRANSITIONS

To build an amplifier from a cascade of balanced gain modules the gain modules must be connected together. Any reflections in the transmission lines forming these interconnections will affect the impedance seen by the drains of the preceding module or the gates of the following module. This change in impedance will cause a change or "bump" in the gain and phase of the amplifier at some frequency.


To reduce the reflections on the connections between gain modules, the connections were compensated with capacitive tabs in the same manner that a microwave connector is compensated. Figure 49 shows the transmission loss and return loss of four one-quarter inch lengths of 50 ohm microstrip on .025 inch thick alumina placed between our APC-7-to-microstrip adapters. The uncompensated microstrip sections are seen to have large "bumps" in transmission and return loss where the reflections from the interconnections reinforce each other. The compensated interconnections have a smooth transmission loss to near 18 GHz and the return loss remains higher than 18 dB to near 18 GHz. The 18 dB return loss (ρ = .125) is due to the reflections of the 3 interconnections between the 4 microstrip sections. Therefore, the reflection from any one interconnection is very low.

All of the amplifiers shipped on the contract had right-angle hermetic SMA-to-microstrip adaptors on each end of the cascaded limiter and gain modules. The reflections in the transitions must be low for the amplifier to have low input and output VSWR's. Also, any reflections in the transitions will cause the amplifier to have ripples in the gain curve as the input frequency is swept.

The design of these transitions was straightforward, but a great deal of care was taken to provide compensation at each change in the type of 50 ohm transmission line employed. Figure 50 shows the return loss from a transition looking in through an APC-7-to-SMA-adapter with the transition terminated in a 50 ohm microstrip load. The 50 ohm load had better than 30 dB return loss. The return loss of the adapter is seen to be greater than 19 dB at all frequencies.



Compensated vs. Uncompensated Interconnections




The curve marked "Beaded SMA-APC-7 Adaptor" is for a standard commercial adaptor where the SMA center conductor is supported by a teflon bead. The curve marked "Beadless SMA-APC-7" is for a special adaptor where the entire center conductor is supported by a single APC-7 bead.

F. LIMITER

The input signal limiter circuit has two fast PIN diodes in a low pass filter circuit. The PIN diodes conduct heavily on CW or pulse signals greater than +10dBm. The output of the limiter is well below the level where the transistors in the following gain modules could be damaged. Figure 51 shows curves of power output as a function of power input for both CW and pulse signals.

When the limiter is not limiting a signal, it is desirable that the circuit be "transparent;" i.e., that will not degrade low level gain and noise figure. Tables XVIII and XIX show ANA listings for similar limiters over the 10.7 to 18 and 7 to 18 GHz frequency ranges. The VSWR's are very low and the loss increases from 0.7 dB at 7 GHz to 1.7 dB at 18 GHz. This VSWR and loss data include the reflections and loss of a pair of APC-7-to-microstrip adaptors. The "FLAT" listing is the difference between the loss at that frequency and the average "LOSS." The "LOSS DEV" listing is the deviation from a least-squares-line thru the "LOSS" data and is the portion of the loss remaining after the gain modules have been tuned to remove the slope.






Figure 51
Power in vs. Power out for the Two-Diode Limiter

LIMITER 10.7 TO 18 GHZ S/N 5

FREQ MHZ	VSWR IN	LOSS	FLAT DB	LOSS	PHASE DEG	PHASE	GPDEL.	ISOL DB	VSWR
10000. 0 10200. 0 10400. 0 10600. 0 11000. 0 11200. 0 11200. 0 11400. 0 12000. 0 12200. 0 12400. 0 12800. 0 13200. 0 13200. 0 13400. 0 134	1.06 1.06 1.06 1.07 1.08 1.09 1.10 1.11 1.11 1.10 1.09 1.08 1.06 1.07 1.07 1.07 1.07 1.07 1.07 1.07 1.07	72 83 76 84 85 85 86 95 1. 01 1. 01 1. 03 1. 01 1. 03 1. 03 1. 11 1. 03 1. 23 1. 35 1. 35 1. 35 1. 35 1. 44 1. 46 1. 47 1. 62 1. 62 1. 62 1. 64 1. 64	- 50 - 51 - 40 - 44 - 41 - 40 - 33 - 25 - 27 - 21 - 16 - 11 - 03 - 03 - 04 - 03 - 03 - 04 - 03 - 125 - 17 - 18 - 04 - 03 - 04 - 19 - 20 - 20	.00 - 03 .04 - 02 - 02 - 03 .00 - 02 - 03 - 01 - 01 - 07 - 07 - 07 - 07 - 07 - 07 - 07 - 07	-129. 33 -147. 95 177. 59 158. 41 158. 41 105. 86 105. 86 105. 87 105. 89 -19. 55 -19. 55 -74. 05 -74. 05 -75. 05 -74. 05 -75. 05 -	-1. 18 -2. 01 -1. 42 46 -1. 61 46 -1. 32 98 14 21 60 31 60 31 60 31 60 31 60 31 60 18 18 21 60 18	. 00 . 25 . 24 . 25	72 80 81 75 87 87 88 1.00 1.01 1.02 1.02 1.03 1.10 1.22 1.24 1.34 1.39 1.34 1.39 1.34 1.54 1.54 1.54 1.54 1.57 1.50 1.73	1. 05 1. 04 1. 05 1. 05 1. 05 1. 05 1. 06 1. 06 1. 06 1. 06 1. 05 1. 05 1. 05 1. 05 1. 06 1. 07 1. 06 1. 08 1. 08 1. 08 1. 08 1. 05 1. 05 1. 05 1. 05 1. 05 1. 05 1. 06 1. 06
IZATION RANGE		1	TO 8000. 01	T0 8000. 0	1	T0 8000. 0			

^{*} Bad Data

11/11/77

LIMITERS 7 TO 18 GHZ S/N 10

FREQ MHZ	VSWR IN	LOSS	LOSS	FLAT DB	PHASE DEG	PHASE DEV	ISOL DB	VSWR OUT
2000. 0 3000. 0 4000. 0 4500. 0 5000. 0 5500. 0 6500. 0 7000. 0 7500. 0 8000. 0 10000. 0 12000. 0 13000. 0 14000. 0 15000. 0 16000. 0	IN 1. 73 1. 58 1. 54 1. 50 1. 45 1. 40 1. 37 1. 28 1. 20 1. 14 1. 08 1. 03 1. 05 1. 05 1. 05 1. 12 1. 10 1. 17	DB . 87 . 62 . 60 . 66 . 70 . 78 . 31 . 73 . 69 . 71 . 79 . 77 . 75 . 94 . 84 1. 14 1. 35 1. 36 1. 44 1. 71 . 52	02 03 . 02 05 13 . 00 15 . 09 . 24 . 19 . 21 . 43 80	31 29 20 22- 24- 06- 15- . 14 . 35 . 35 . 43 . 70 47	54. 73 8. 21 -18. 75 -30. 74 -41. 57 -50. 86 -60. 72 -70. 73 -79. 43 -90. 08 -97. 84 -116. 07 -132. 59 -150. 23 -168. 36 173. 56 156. 35 136. 72 117. 55 97. 94	72 -2. 24 89 89 .81 1. 41 1. 52 1. 67 2. 70 1. 32 .38 99 -4. 08	DB . 87 . 64 . 59 . 65 . 68 . 73 . 29 . 71 . 65 . 57 . 82 . 74 . 76 . 99 . 80 1. 15 1. 34 1. 36 1. 66 1. 62	1. 69 1. 71 1. 72 1. 65 1. 56 1. 47 1. 43 1. 34 1. 23 1. 17 1. 14 1. 08 1. 03 1. 03 1. 06 1. 09 1. 17 1. 16 1. 11
LINEAR- IZATION RANGE		1	7000. 0 TD 8000. 01	TO	1	7000. 0 TD 8000. 0		

REF PLANES = 2.46 2.46 5.92

^{*} Bad Data

G. TEMPERATURE COMPENSATION

The temperature compensation circuit used in the 10.7 to 18 GHz amplifiers consisted of two variable attenuators (A $_1$ and A $_2$ in Fig. 40) between Lange couplers. The use of a balanced circuit with couplers provide a circuit with variable attenuation and with low input and output VSWR. The variable attenuators consisted of PIN diodes. The amount of attenuation is determined by the current flowing through the diodes. This current is derived from a temperature sensitive source mounted on the substrate.

Table XX shows an ANA listing for a temperature compensation circuit with a nominal 6.5 dB loss. The VSWR is low. The loss increases with frequency, about 1 dB over the band, but "LOSS DEV" shows that the loss is within a few tenths of a dB from a straight line.

Tables XXI and XXII show the difference between two circuits set for the same loss. Table XXI is with the circuits set for minimum loss. The difference in loss (DG12) is within a few tenths of a dB and the difference in phase (DP12) is within a few degrees. Table XXII shows the same two circuits adjusted for about 6.5 dB loss at midband. The differences in loss and phase remain low even though the magnitude of the loss and phase have both changed. Since the difference in phase remains low, these circuits can be used in phase matched amplifiers.

Figure 52 shows a schematic of the temperature compensation section.




Figure 52
Temperature Compensation Circuit

TEMP COMP 10.7 TO 18 GHZ 5/N 2

FREQ MHZ	VSWR IN	LOSS DB	FLAT DB	LOSS	PHASE DEG	PHASE	GPDEL NSEC	ISOL DB	VSWR OUT
MHZ 10000. 0 10200. 0 10400. 0 10600. 0 10800. 0 11000. 0 11200. 0 11400. 0 11400. 0 12000. 0 12200. 0 12400. 0 12400. 0 13400. 0 13400. 0 13400. 0 13400. 0 14400. 0 14400. 0 14200. 0 14400. 0 14500. 0 15000. 0 15200. 0 15400. 0 15400. 0 15400. 0	1. 07 1. 05 1. 04 1. 04 1. 05 1. 07 1. 08 1. 10 1. 11 1. 13 1. 14 1. 15 1. 16 1. 17 1. 18 1. 19 1. 20 1. 21 1. 21 1. 20 1. 20 1. 20 1. 20 1. 20 1. 20 1. 20 1. 20 1. 21 1. 22 1. 24 1. 24 1. 26	DB 5. 98 6. 01 5. 97 5. 05 6. 03 6. 14 8. 14 6. 19 6.	DB 48 45 37 45 26 27 04 28 22 23 21 23 17 26 23 17 26 20 10 10 10 04 00 03	DEV . 13 . 12 . 17 . 05 . 06 . 05 . 15 . 10 . 30 . 03 . 05 01 01 12 06 18 17 10 16 15 18 15 18 15 21 18 21	DEG -151. 65 -171. 52 170. 57 152. 02 132. 43 113. 14 95. 46 76. 34 56. 65 38. 90 19. 82 2. 64 -17. 34 -36. 55 -55. 60 -73. 78 -93. 72 -112. 17 -130. 51 -149. 43 -169. 33 172. 28 154. 76 135. 32 114. 98 97. 64 78. 21 58. 84 39. 45 20. 46	DEV 66 -1. 30 -1. 66 40 58 -1. 33 14 28 1. 47 44 18 06 82 16 32 94 00 54 1. 96 1. 46 07 1. 66 1. 18 75 30 26	NSEC . 00 . 26 . 25 . 26 . 27 . 26 . 27 . 26 . 27 . 26 . 27 . 26 . 27 . 25 . 26 . 27 . 27 . 25 . 26 . 27 . 27 . 27 . 26	DB 5. 97 5. 97 5. 98 5. 99 6. 00 6. 15 6. 14 6. 14 6. 14 6. 14 6. 15 6. 17 6. 17 6. 17 6. 17 6. 17 6. 17 6. 18 6. 19 6. 19	1. 22 1. 22 1. 22 1. 22 1. 21 1. 21 1. 20 1. 19 1. 18 1. 18 1. 19 1. 22 1. 21 1. 21 21 21 21 21 21 21 21 21 21 21 21 21 2
16000. 0 16200. 0 16400. 0	1. 27 1. 27 1. 28	6. 50 6. 50 6. 58	. 07 . 07 . 15	21 24 19	1. 45 -17. 89 -37. 77	. 19 19 -1. 12	. 27 . 27 . 27	6. 49 6. 56 6. 53	1. 21 1. 26 1. 30
16600. 0 16800. 0 17000. 0 17200. 0 17400. 0 17600. 0 18000. 0	1. 25 1. 23 1. 19 1. 17 1. 18 1. 19 1. 18 1. 16	6. 77 6. 87 6. 92 7. 24 7. 25 7. 11 7. 06 7. 79	. 34 . 44 . 49 . 81 . 83 . 68 . 64	. 02 . 04 . 33- . 31- . 13- . 05-	-57. 25 -75. 49 -95. 47 -113. 73 -131. 29 -148. 38 -169. 18 170. 11	-1. 67 97 -2. 00 -1. 33 . 04 1. 89 . 03 -1. 72	. 26 . 27 . 27 . 25 . 24 . 26 . 29 . 00	6. 68 6. 84 6. 91 7. 23 7. 25 7. 15 7. 02 7. 01	1. 33 1. 35 1. 39 1. 42 1. 41 1. 40 1. 38 1. 39

LINEAR-IZATION RANGE

10600. 010600. 0 TO TO 18000. 018000. 0 10600. 0 TO 18000. 0

TEMP COMP 10.7 TO 18 GHZ

S21 IN DB

FREQ	S/N GAIN PH		0G12	DP12	S/N GAIN	200 PHASE
FREQ 10600. 11000. 11200. 11400. 11800. 12000. 12200. 12400. 12600. 13600. 13600. 13600. 13600. 1400. 14400. 14600. 14600. 15600. 15600. 15600. 15600. 15600. 16600. 16600. 17000. 17200. 17400. 17600.	-1. 30 150 -1. 32 13 -1. 43 11: -1. 37 76 -1. 42 56 -1. 52 36 -1. 49 1 -1. 65 -1. 57 -36 -1. 57 -16 -1. 56-15 -1. 56-15 -1. 65-13 -1. 65-13 -1. 65-13 -1. 65-13 -1. 65-15 -1. 67 -3 -1. 67 -3 -1. 67 -3 -1. 67 -3 -1. 69 16 -1. 72 -1 -1. 76 -2 -1. 76 -2 -1. 81 -4 -1. 88 -6	0.1.1.3.4.5.6.7.1.3.7.9.3.4.2.7.8.5.1.3.8.1.6.6.2.1.3.7.9.3.4.2.7.8.5.1.3.8.1.6.6.2.1.3.7.9.3.4.2.7.8.5.1.3.8.1.6.6.2.1.3.7.9.4.1.3.7.9.4.2.7.8.5.1.3.8.1.6.6.2.1.3.7.9.4.1.3.7.9.4.1.3.2.2.1.1.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.3.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.3.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.3.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.3.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.3.2.2.1.3.4.2.7.3.7.9.4.1.3.2.2.1.3.4.2.7.3.2.2.1.3.4.2.7.3.2.2.1.3.4.2.7.3.2.2.1.3.4.2.2.2.1.3.4.2.2.2.1.3.4.2.2.2.1.3.4.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2	0612 - 06 - 09 - 13 - 13 - 13 - 13 - 09 - 06 - 09 - 14 - 19 - 13 - 14 - 19 - 23 - 18 - 13 - 11 - 09 - 00 - 13 - 13 - 14 - 19 - 00 - 01 - 01		-1. 24 -1. 23 -1. 31 -1. 24 -1. 32 -1. 43 -1. 43 -1. 43 -1. 43 -1. 45 -1. 46 -1. 36 -1. 46 -1. 36 -1. 45 -1. 45 -1. 45 -1. 52 -1. 68 -1. 62 -1. 68 -1. 72 -1. 68 -1. 72 -1. 85 -2. 02	151. 3 131. 4 111. 6 73. 7 54. 4 36. 8 -20. 3 -39. 9 -59. 8 -77. 9 -116. 2 -154. 5 -174. 5 148. 9 129. 1 108. 3 70. 7 51. 2 -7. 1 -26. 4 -66. 4 -66. 4 -64. 5 -122. 9 -141. 0
17800. 18000.	-2. 15 179 -2. 78 159		. 16		-2. 31- -2. 96	

TEMP COMP 10.7 TO 18 GHZ

S21 IN DB

IV. 7 TO 18 GHz AMPLIFIERS

The 7 to 18 GHz amplifiers consist of a limiter followed by 6 balanced gain modules and a voltage regulator. A block diagram of the amplifier is shown in Fig. 53. Since the first two gain modules are operated at low drain current to give good noise figure, their gain is approximately 4.5 dB. The remaining four gain modules have approximately 5.5 dB gain each.


Figure 54 and Tables XXIII and XXIV show data on amplifier serial No. 2 without a limiter and before the amplifier was tuned to phase match serial No. 1. The data in the figure and the two tables do not agree since the amplifier in Fig. 54 has been retuned to have a gain slope which increases with frequency to overcome the limiter loss. Figure 54 shows that the amplifier gain is smooth and without "bumps" and small ripples due to reflections at the interconnections or transitions. Ignoring the slope in the gain curve, the gain variation is approximately ±1 dB from 7 to 18 GHz.

Tables XXIII and XXIV show the same ANA data except that the "FLAT" and "PHASE DEV" are linearized over 7 to 18 GHz in Table XXIII and 8 to 18 GHz in Table XXIV. The phase deviation over 8 to 18 GHz in Table XXIV is seen to be much lower than the 7 to 18 GHz data. The tables show VSWR's less than 1.5, an average gain of 31.3 dB, reverse isolation data which is probably at the noise level of the ANA, a maximum noise figure of 6.7 dB, and a power output at 1 dB gain compression increasing from 11.2 dB at 7 GHz to 15.6 dB at 17 GHz.

Figure 55 is a photograph of one of the 7 to 18 GHz amplifiers assembled to a heat sink on top of our PS-46 power supply. Figure 56 is a picture of the disassembled amplifier and power supply. The figure shows the various carriers which hold the transitions, limiter, gain modules, and regulator in the amplifier. The power supply has been potted with Sylgard.

The following figures and tables show data on the completed amplifiers. These amplifiers are serial Nos. 1 and 2. They have been final-tuned for best gain shape with limiters, best noise figure, and phase matched. The amplifier cases have been welded and mounted on the power supply as shown in Fig. 55.

Figure 53 7 to 18 GHz Amplifier



:beterdifeanU beq) Ab -

OCT 19, 1977

7 TO 18 GHZ AMPLIFIER WITHOUT LIMITER S/N 2

FREQ MHZ	VSWR IN	GAIN DB	FLAT DB	PHASE DEG	PHASE	ISOL DB	VSWR DUT	1DBPWR DBM	NOISE FIG
6000.0	1. 50	25. 43		-67. 08		88. 95	1. 50		6.7
6250. 0 6500. 0	1. 47 1. 45	27. 27 28. 70		151. 99 15. 29		89. 77 81. 66	1. 46 1. 43	5.0	6.3
6750. 0 7000. 0	1. 42	29. 62 30. 39		-116. 19 114. 77	79. 13	91. 10 77. 76	1.36	11.2	6.2
7250. 0 7500. 0	1. 30 1. 21	30. 82 31. 02	. 48	-10. 60 -133. 10	58. 49 40. 71	86. 77 85. 91	1.31 1.26		
7750.0	1.14	31.14	. 16	109.74	28. 29	88. 94	1. 21	10.0	
8000. 0 8250. 0	1. 07 1. 03	31. 22 31. 40	. 08 09-	-7. 70 -120. 19	15. 55 7. 79	81. 47 80. 87	1.21	12.2	6.0
8500. 0 8750. 0	1.04	31. 62 31. 78	31 47	125. 95 16. 16	-1.33 -6.40	83. 13 79. 69	1. 17 1. 18		
9000.0	1.08	31.97	66	-95. 02	-12.84	95.75	1.19	13.1	5.9
9250. 0 9500. 0	1. 07 1. 07	32, 20 32, 24	93		-21.52	86. 83 86. 2 4	1. 16		
9750. 0 10000. 0	1.04	32. 31 32. 25		-61.39 -168.16		78. 34 84. 31	1. 23	13.2	6.1
10250.0	1.06	32. 26	95		-28.56	87. 69	1. 24	17.2	0.1
10500.0	1.06	32. 24		-20. 21		77. 21	1.32		
10750. 0 11000. 0	1.09	32. 17 31. 86		-126. 14 129. 25		80. 13 80. 70	1.34	14.0	6.4
11250.0	1.10	31.75	44		-30. 32	85. 05	1.35		
11500.0 11750.0	1. 13 1. 19	31.42 31.21		-76. 76 -179. 58		86. 74 89. 19	1. 37 1. 27		
12000.0	1.22	30.85	. 45	78. 55	-22. 57	85. 76	1.18	13.9	6.7
12250. 0 12500. 0	1.30	31. 25 30. 59		-22. 24 -121. 62		86. 59 80. 31	1. 21		
12750. 0	1. 27	30. 79		136. 55		79. 47	1. 10		
13000.0	1.24	30.77	. 53	34. 61	-7. 65	82. 87	1.16	14.6	5.6
13250. 0 13500. 0	1.26	30. 98 31. 07		-67. 53 -169. 10	-5. 07 -1. 91	83. 53 78. 73	1. 11		
13750. 0	1. 19	31. 13			-1. 27	70. 73 92. 21	1. 23		
14000.0	1.18	30. 98	. 32	-15.69	. 93	81. 92	1. 25	14.4	5.5
14250.0	1. 17	30. 84		-118. 20	3. 14	96. 50	1. 34		
14500. 0 14750. 0	1. 17 1. 20	30. 72 30. 61	. 58	141.08 38.51	7. 15 9. 30	86. 67 88. 99	1.40		
15000.0	1. 17	30. 68		-63. 65	11.87	85. 65	1. 28	15.5	5.9
15250.0	1.16	30. 69		-166. 46	13. 79	89. 29	1. 27		
15500.0	1.20	30.80	. 50		15. 95	84. 69	1. 16		
15750.0	1.18	30. 77		-12.60	17. 09	79. 26	1.12	15.2	4 5
16000. 0 16250. 0	1. 17 1. 22	30. 94 30. 98		-116. 92 140. 23	17. 49 19. 36	83. 38 80. 78	1. 15	15.2	6.5
16500.0	1. 23	31.34	03	35. 02	18.86	79.34	1. 14		
16750.0	1.21	31.59		-69. 91	18. 66	85. 88	1. 23		
17000.0	1.21	31.66		179.74	13.03	87.15	1. 24	15.6	6.4
17250. 0	1. 22	31.79	48	72. 21	10. 22	77.71	1. 22		
17500.0	1.32	31.51		-39. 37	3. 36	71. 50	1. 23		
17750. 0 18000. 0	1. 37	31.30 30.63	. 67	-152.00 97.05	-4. 52 -10. 76	72. 68 79. 76	1. 35	14.5	6.7

OCT 19, 1977

7 TO 18 GHZ AMPLIFIER WITHOUT LIMITER S/N 2

FREQ MHZ	VSWR IN	GAIN DB	FLAT DB	PHASE DEG	PHASE	DB	VSWR	1DBPWR DBM	NOISE FIG
6000.0	1. 50	25. 43		-67. 08		88. 95	1.50		6.7
6250. 0 6500. 0	1. 47	27. 27 28. 70		151. 99 15. 29		89. 77 81. 66	1.46	5.0	6.3
6750. 0 7000. 0	1.42	29. 62 30. 39		-116. 19 114. 77		91. 10 77. 76	1. 36	11.2	6.2
7250. 0 7500. 0	1.30	30. 82 31. 02		-10. 60 -133. 10		86. 77 85. 91	1. 31 1. 26		
7750 0 8000.0	1. 14 1. 07	31. 14 31. 22	. 12	109. 74 -7. 70	37. 09	88. 94 81. 47	1.21	12.2	6.0
8250. 0 8500. 0	1.03	31.40 31.62		-120. 19 125. 95	28. 50 18. 55	80. 87 83. 13	1. 20 1. 17		
8750. 0 9000. 0	1.05 1.08	31.78 31.97	43		12. 65 5. 38	79. 69 95. 75	1.18 1.19	13.1	5.9
9250. 0 9500. 0	1. 07	32. 20 32. 24		156. 35	. 65	86. 83	1.16	17.1	3.,
9750.0	1.04	32.31	96	-61.39	-9. 29	86. 24 78. 34	1. 16		(1
10000. 0 10250. 0	1. 04 1. 06	32, 25 32, 26	91		-14.45	84. 31 87. 69	1. 23 1. 24	13.2	6.1
10500. 0 10750. 0	1.06 1.09	32. 24 32. 17		-20. 21 -126. 14		77. 21 80. 13	1.32		
11000.0 11250.0	1.09	31.86 31.75	51 40	129, 25 24, 98	-19. 14 -19. 50	80. 70 85. 05	1.32	14.0	6.4
11500.0 11750.0	1.13	31.42	07	-76. 76 -179. 58	-17.34	86.74 89.19	1.37		
12000.0	1. 22	30.85	. 49	78. 55	-14. 23	85.76	1.18	13.9	6.7
12250. 0 12500. 0	1.30	31. 25 30. 59	. 75	-22. 24 -121. 62	-6. 63	86. 59 80. 31	1. 21 1. 11		
12750. 0 13000. 0	1.27	30. 79 30. 77	. 57		-4. 56 -2. 61	79. 47 82. 87	1.10 1.16	14.6	5.6
13250. 0 13500. 0	1.26	30. 98 31. 07		-67. 53 -169. 10	86 1. 47	83. 53 78. 73	1.11		
13750. 0 14000. 0	1.19	31. 13 30. 98	. 21	86. 82 -15. 69	1. 28 2. 67	92. 21 81. 92	1. 29 1. 25	14.4	5.5
14250. 0 14500. 0	1. 17	30. 84 30. 72	. 50-	-118. 20 141. 08	4. 06 7. 24	96. 50 86. 67	1. 34		
14750. 0 15000. 0	1. 20	30.61	. 73		8. 57 10. 31	88. 99	1.33	15.5	5.9
15250.0	1.16	30.69	. 65	-166. 46	11.40	85. 65 89. 29	1. 28 1. 27	13.3	3.7
15500. 0 15750. 0	1.20	30. 80 30. 77	. 57	90. 98 -12. 60	12. 75 13. 06	84. 69 79. 26	1. 16 1. 12	15.0	, ,
16000. 0 16250. 0	1.17	30. 9 4 30. 98	. 36	-116. 92 140. 23	12. 63 13. 68	83. 38 80. 78	1. 15 1. 14	15.2	6.5
16500. 0 16750. 0	1. 23	31.34 31.59	. 00 24	35. 02 -69. 91	12. 35 11. 32	79. 34 85. 88	1.15		
17000. 0 17250. 0	1.21	31.66	31 44	179. 74 72. 21	4. 88 1. 24	87. 15 77. 71	1.24	15.6	6.4
17500.0 17750.0	1.32	31.51 31.30	16	-39. 37 -152. 00	-6.44	71.50 72.68	1. 23		
18000.0*		30. 63				79. 76	1. 47	14.5	6.7




Figure 55
Complete 7 to 18 Amplifier and Power Supply




Figure 56
Exploded View of 7 to 18 GHz Amplifier and Power Supply

Final ANA data, power output at 1 dB gain compression, and noise figure on the amplifiers is shown in Table XXV. Table XXVI shows the difference in gain (DG12) and difference in phase (DP12) between the two amplifiers. Excluding the ANA data at 18 GHz, the two tables show that these two amplifiers have met all the required specifications except for phase deviation, perhaps phase match, and safe power input power which is 1% duty and not the specified 10% duty. Measured data compared to specification requirements are summarized in Table XXVII. Phase deviation data is shown for several amplifiers in Table XXIII and Appendix D. Ignoring the peaks in phase deviation at the band edges, the phase deviation linearized from 7 to 18 GHz is seen to be approximately -30° near 10.5 GHz and +20° near 15.5 GHz. During the temperature run on these amplifiers, the maximum difference in phase measured was near 16 degrees, but a short length of transmission line could correct this phase difference to approximately 8 degrees (see Fig.57). Measurement accuracy and SMA connector repeatability are not good enough to determine the actual phase match of the amplifiers. In our proposal we stated that we expected the phase match to be less than 10°. The reverse isolation measurement on the ANA is probably just measuring the noise level of the ANA, so that the reverse isolation is greater than that value listed for the particular frequency.

Figure 58 shows the swept frequency response of the two amplifiers. Note that there are no "bumps" or small ripples due to reflections in the interconnections or transitions. In addition, there is no tendency to oscillate at frequencies above 20 GHz where the waveguide formed by the lid on the amplifier is no longer below cutoff.

The effect of temperature on gain and phase is summarized in Table XXVIII and plotted in Fig. 57. Table XXVIII and Fig.57 show that the gain and phase changes with temperature; however, the difference in gain and phase between the two amplifiers is small enough to be determined to a large extent by measurement accuracy and connector repeatability. The noise figure increases with temperature as seen in Fig. 59 to about 10 dB at 18 GHz at +70°C. The solid lines in Fig.59 are drawn to be parallel with the room temperature data taken at many frequencies in the laboratory. Complete temperature test data is given in Appendix A.

	NOISE FIG	6.5	6.1	6.3	6.3	6.9	7.1	6.7	7.2	7.5	7.5	:
	1DBPWR DBM	11.8	12.3	13.0	13.4	14.8	14.3	14.5	14.2	13.6	13.8	:
	VSUR	1. 10	1. 29 1. 36 1. 42 1. 45	1.47	1.36	1.27 1.63 1.29 1.27	23.1.1.1.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2	1. 25 2. 1. 25 2. 25 25 25 25 25 25 25 25 25 25 25 25 25 2	2. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5.	1. 25	187.1.1.0.0	i
7 TO 18 GHZ AMPLIFIER FINAL DATA S/N 2	150L DB	81. 66 88. 19 79. 19	83.70 84.79 91.70 95.94	89. 12 86. 77 93. 31 82. 50	92. 60 84. 35		82. 41 83. 26 82. 47 78. 41	97.58 23.33 C3.31 77.26 81.66	77. 34 77. 69 30. 83 83. 75 81. 90	73.14		,
	PHASE	71. 67 52. 61 36. 65	25. 94 14, 19 5. 80 -2. 33		-22.93 -23.07	-24.23 -26.50 -25.85 -26.14	-23.93 -20.26 -17.14 -23.81		7.81 8.90 12.15 13.24		13. 25. 25. 27. 28. 29. 29. 29. 29. 29. 29. 29. 29. 29. 29	
	PHASE	72 90.33 62 -35.22 36-157.67		-14.81 124.41 122.91 14.95	-92.34 157.81 51.18	22 24 25 26 28	40,00	17 78.05 19 -27.76 01-135.24 09 120.69 37 17.03	73 -62, 92 91 178, 21 85 72, 80 84 -50, 44 61-133, 83	13. 52 -92. 31 162. 59 56. 71	20.22.7.4	i
	FLAT	. 36.	E 50 0 1 1	. 58 58 	77 98 -1. 15		1.1.1.1 84.00 74.0	. 17 78. . 19 -27. 7 . 01-135. . 09 120. . 37 17.	73 71 71 71 71 71 71	. 26 26 28 28	32. 1. 2. 2. 1. 1. 2. 2. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	
7 TO 18 G FINAL DAT S/N	CAIN	28. 64 28. 74		29. 70 29. 95 30. 00 30. 19			20.05 27.62 27.63 27.63	29. 54 29. 35 29. 46 29. 46	28. 63 28. 52 29. 75 29. 75 29. 75	29. 17 29. 10 29. 37 29. 08	29. 04 29. 04 29. 05 29. 05 29. 74 29. 11	
1477	VSWR	1. 32	1.32	22.22	1. 28 1. 28 1. 18	1.05	11111 34 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	1.135	1.24	1. 28 441.1	111111	
NDV 21,	FRED	7000, 0 - 7250, 0 - 7500, 0	7750.0 8000.0 8250.0	9750.0 9750.0 9750.0	10000.0 10250.0	10500.0 10750.0 11000.0	11500.0 11750.0 12000.0 12250.0		14000, 0 14800, 0 14780, 0 18000, 0	15750.0 15750.0 16250.0	16750.0 17250.0 17250.0 17500.0	
	ND1SE FIO	9.9	6.3	6.5	9.9	7.1	7.5	1.7	7.5	8.0	7.8	:
	1DDPWR NOISE DBM FIQ	14.2 6.6	13.9 6.3	14.3 6.5	14.2 6.6	13.1 7.1	14.2 7.5	0.	15.6 7.1	16.0 8.0	16.0 7.8	
			13.9 6	6.	.2 6	13.1 7	.2	15.0	, ,	16.0 8	16.0 7	2:5:
	1DDPWR DBM	02 1.10 14.2 98 1.10 84 1.09	1. 09 1. 07 1. 07 1. 07	60 1.09 1.12 14.3 6 63 1.11 97 1.12	14.2 6	02 1.16 91 1.18 23 1.22 13.1 7 25 1.25	14.2 7	56 1.50 15.0 73 1.51 25 77 1.42	050 1.40 15.6 7 05 1.30 15.8 65 1.46 7 79 1.29 16.0 7	16.0 8	23 1.22 16.0 7 29 1.18 10.0 7 09 1.18 10.0 15.8 8	200
	VSIVR 1DBPWR OUT DBM	92. 02 1. 10 14.2 84. 93 1. 10 34. 84 1. 09	47 83.78 1.08 40 83.35 1.07 13.9 6 88 88.65 1.07 48 95.46 1.07	85.60 1.09 92.84 1.12 14,3 6 87.63 1.11 90.97 1.12	60 83.88 1.15 67 90.68 1.15 14.2 6 97 08.81 1.15	78 78.91 1.16 71 69.23 1.22 13.1 7 57 88.25 1.25	70 1.29 47 1.32 89 1.40 14.2 7 33 1.43 56 1.43	96.48 1.48 15.0 97.73 1.51 15.0 76.77 1.42	050 1.40 15.6 7 05 1.30 15.8 65 1.46 7 79 1.29 16.0 7	31 1.43 64 1.53 62 1.56 16.0 8 59 1.44	22 71.23 1.22 16.0 7 1.22 77.09 1.18 1.03 64 68.15 1.20 15.8 8	200
(PLIFIER	ISOL VSIJR 1DDPWR DB OUT DBM	72.76 92.02 1.10 14.2 54.13 84.93 1.10 33.42 34.84 1.09	83.81 27.47 83.78 1.09 -84.66 15.40 83.35 1.07 13.9 6 149.59 6.88 88.65 1.07 95.65 -1.48 95.46 1.07	126.55 -7.37 85.60 1.09 126.56 -11.31 92.84 1.12 14.3 6 119.35 -18.60 69.63 1.11 10.61 -20.94 90.97 1.12	50 83.53 1.15 14.2 6 97 03.81 1.15	-23, 41 03, 02 1, 16 -23, 79 78, 91 1, 19 -23, 71 89, 23 1, 22 13, 1 7 -29, 67 88, 25 1, 25	-23, 73	81.71 -5.53 96.48 1.48 15.0 15.0 123.9 4.48 1.48 1.51 15.0 15.0 13.1 131.41 2.14 85.25 1.50 1.42 24.33 1.45 76.77 1.42	-79,73 3,79 77,50 1,40 15,6 7 77,77 2,09 78,55 1,52 -20,69 12,03 63,65 1,16 138,07 15,02 60,93 1,21 16,0 7 118,78 14,28 93,79 1,29	13. 49 15. 37 76. 31 1. 43 -93. 33 14. 95 77. 64 1. 53 160. 03 14. 67 81. 62 1. 56 16.0 8 53. 98 15. 04 60. 59 1. 44	79 11.22 71.23 1.22 16.0 7 7.42 79.09 1.18 1.03 1.23 1.24 1.03 7.42 79.09 1.18 1.03 79.3 -5.64 68.15 1.03 15.8 8	מיני ומ מו צי ו מיני
3 GHZ AMPLIFIER ANTA N 1	PHASE ISOL VSWR 1DBPWR DEV DB OUT DBM	89. 28 72. 76 92. 02 1. 10 14.2 -36. 75 54. 13 84. 98 1. 10 -153. 85 39. 42 34.84 1. 09	83.81 27.47 83.78 1.09 -84.66 15.40 83.35 1.07 13.9 6 149.59 6.88 88.65 1.07 95.65 -1.48 95.46 1.07	16, 65 - 7, 39 85, 60 1, 09 -126, 56 - 11, 31 92, 64 1, 12 14,3 6 119, 35 - 18, 60 97, 63 1, 11 10, 61 - 20, 94 90, 97 1, 12	45 -22. 60 83. 83 1. 15 03 -25. 67 90. 68 1. 15 14.2 6 40 -25. 97 08. 81 1. 15		27 -25.73 93.70 1.29 82 -24.20 79.47 1.32 35 -21.26 78.89 1.40 14.2 7 51 -27.74 73 1.43 51 -12.09 81.56 1.43	81.71 -5.53 96.48 1.48 15.0 -20.73 -2.76 97.56 1.50 15.0 15.0 13.0 13.141 81.8 25 1.50 1.42 24.33 1.45 76.77 1.42	73 3.79 77.50 1.40 15.6 7 77 3.09 77.05 1.20 59 12.03 03.45 1.22 07 15.02 00.93 1.21 16.0 7 78 14.23 93.79 1.29	13. 49 15. 37 76. 31 1. 43 -93. 33 14. 95 77. 64 1. 53 160. 03 14. 67 81. 62 1. 56 16.0 8 53. 98 15. 04 60. 59 1. 44	153 (3) 15.00 (7.77) 1.77 1.77 1.77 1.77 1.77 1.77 1.77	200 00 00 00 00 00 00 00 00 00 00 00 00
7 TO 18 CHZ AMPLIFIER FINAL DATA S/N 1	PHASE PHASE ISOL VSIAR IDDPWR DEG DEV DB GUT DBM	64 1.17 89.28 72.76 92.02 1.10 14.2 94 .87 -36.75 54.13 84.93 1.10 37 .44-153.85 59.42 64.84 1.09	50 31 83 81 27 47 83 78 1 09 62 - 20-149 59 6 88 88 65 1 07 13.9 6 99 - 17 95 65 - 1.48 95 46 1 07	33 -: 51 -16, 65 -7, 39 85, 60 1, 09 62 -: 80 -16, 65 -1, 31 92, 84 1, 12 14,3 6 58 119, 35 -18, 60 97, 63 1, 11 50 -1, 04 10, 61 -: 20, 94 90, 97 1, 12	73 74 -77. 45 - 22. 50 83 58 1.15 14.2 6 1.19 1.10 1.15 14.2 6 77 -1.15 45. 40 -25. 77 03 61 1.15	55 -1.04 -52.44 -23.41 53.02 1.16 52 -1.00-170.40 -22.79 8 78.91 1.18 45 -53 54.43 -23.71 59.23 1.22 13.1 7 53 -41 -22.07 -23.67 88.25 1.25	-23, 73	29. 37 . 44 81. 71 - 5. 53 96. 48 1. 48 29. 37 - 20. 93 - 2. 96 92. 56 1. 50 15.0 29. 73 - 2. 96 92. 56 1. 50 15.0 29. 73 03 - 123. 44 . 42 97. 93 1. 51 29. 73 3. 03 19 24. 33 1. 45 76. 77 1. 42	29, 55 . 01 -79, 73 3, 79 77, 50 1, 40 15, 6 7 7 75, 50 1, 40 15, 6 7 7 59, 55 . 25 177, 77 0, 70 77, 85 1, 20 27, 49 . 32 -20, 59 12, 63 63 65 1, 16 7 29, 54 . 27 -131, 67 15, 62 00, 93 1, 21 16, 0 7 29, 64 1, 718, 78 14, 28 93, 79 1, 29	29. 61 . 20 13. 49 15. 37 76. 31 1. 43 29. 42 . 39 -93. 33 14. 95 77. 64 1. 53 29. 56 . 25 160. 03 14. 69 81. 62 1. 56 16.0 8 29. 44 . 37 53. 98 15. 04 60. 59 1. 44	. 25-153 . 3 15 . 0 1 87 . 41	000
1977 7 TO 18 GHZ AMPLIFIER FINAL DATA S/N 1	FLAT PHASE PHASE ISOL VSIAR IDDPWR DB DEG DEV DB GUT DBM	28. 64 1.17 89. 28 72. 76 92. 02 1.10 14.2 28. 94 87 -36. 75 54. 13 84. 98 1.10 27. 37 44-153. 85 93. 42 94. 84 1. 09	50 .31 83 81 27 47 83.78 1.09 64 .12 -24,66 15.40 83.35 1.07 13.9 6 6220-149.59 6.88 80.65 1.07 9317 95.65 -1.48 95.46 1.07	30, 33 -, 51 -16, 65 -7, 39 85, 60 1, 09 30, 62 -, 80 -15, 65 -11, 31 92, 84 1, 12 14,3 6 30, 67 -, 89 119, 35 -18, 60 89, 63 1, 11 30, 05 -1, 04 10, 61 -20, 94 90, 97 1, 12	20, 75 - : 94 - 77, 45 - 52, 50 (83, 58 1, 15 14, 2 6 50, 97 - 1, 09 152, 03 - 28, 57 90, 08 1, 15 14, 2 6 50, 97 - 1, 15 45, 40 - 28, 97 08, 81 1, 15	30, 65 -1, 04 -62, 44 -23, 41 63, 02 1, 16 30, 62 -1, 00-170, 0, 0-27, 98 78, 91 1, 18 30, 45 -63 84, 63 -23, 71 89, 23 1, 22 13, 1 7 30, 63 -41 -22, 07 -23, 67 88, 25 1, 25	-, 22-126, 37 -35, 73 33, 70 1, 29 10 129, 82 -24, 20 79, 47 1, 32 13 26, 35 -21, 26 78, 89 1, 40 14,2 7 49 -025, 51 -27, 74, 73 1, 43 64-177, 55 -12, 79 81, 56 1, 43	29. 37	550 . 01 -79, 73 3, 79 77, 50 1, 40 15, 6 7 75 50 1, 40 15, 6 7 75 50 1, 40 15, 6 7 75 50 1, 40 15, 6 7 75 50 1, 77 10, 09 77, 105 1, 22 1, 22 12, 6 7 12, 03 13, 6 7 1, 27 110, 107 15, 02 100, 93 1, 21 16, 0 7 75 11, 118, 78 14, 28 193, 79 1, 29	29.61 . 20 13.49 15.37 76.31 1.43 29.42 . 39 -93.33 14.95 77.64 1.53 29.56 . 25 160.03 14.69 81.62 1.56 16.0 8 29.54 . 37 53.98 15.04 60.59 1.44	29. 56 . 25 - 19. 03 15. 01 87. 41 1. 22 16.0 7 29. 56 . 31 70. 99 11. 22 71. 23 1. 22 16.0 7 29. 24 . 57 - 19. 19 7. 42 79. 09 1. 18 29. 59 . 47 - 126. 55 6. 16 76. 04 1. 08 29. 59 . 31 114. 95 - 5. 64 68. 15 1. 09 15. 8 8 8 29. 30 . 31 114. 95 - 5. 64 68. 15 1. 09 15. 8 8	20.00

.

7 TO 18 GHZ AMPLIFIER PHASE MATCH - FINAL DATA

NOV 21. 1977

S21 IN DB

FREG GAIN PHASE DOIZ DP12 GAIN PHASE

7000 0 29 11 82 5 - 55 -1. 2 29 66 83 7
7333 3 29 61 -83 0 - 26 - 6 29 87 -82 4
7666, 7 30 04 116 1 - 04 - 9 30 09 117 1
8000 0 31 17 -137 8 - 26 - 3 3 31 06 7
8666, 7 31 02 12. 7 18 -1. 8 30 67 14 3
9333 3 30 71 164 4 04 -1 9 30 67 166 3
9666, 7 31 02 12. 7 18 -1. 8 30 67 14 3
9333 3 30 71 164 4 04 -1 9 30 67 14 3
9000 3 117 -137 8 24 -2 3 10 92 -133 3
9666, 7 31 40 -71. 5 21 -4 2 31 19 -67 3
10000 3 148 143 3 10 -4 9 31 19 -67 3
11500 3 98 73 0 -27 4 9 31 24 77 8
11500 3 98 73 0 -27 4 9 31 24 77 8
11500 2 9 97 15 8 -81 -3 7 30 78 19 4
12667 2 9 81 10 -1 9 -5 3 31 51 -139 8
12600 2 9 97 15 8 -81 -3 7 30 78 19 4
13667 3 0 45 -93 7 - 75 15 30 64 101 1
13667 3 0 45 -93 7 - 75 12 2 9 97 -178 1
14467 3 0 18 -11. 7 32 -3 6 29 86 -8 1
14667 2 9 15 -15 1 3 1 3 2 7 30 14 43 8
14000 2 9 15 -15 1 3 1 3 2 7 30 14 7 4
15333 30 11 6 7 8 - 20 3 9 29 95 -69 4
16000 2 9 10 15 1 3 1 3 2 7 30 14 7 4
16000 2 9 10 15 1 3 1 3 2 7 30 14 7 1
15333 30 11 6 7 8 - 20 -3 9 29 95 -69 4
16000 2 9 10 15 1 3 1 3 2 7 30 14 7 1
16000 2 9 10 145 3 -17 3 7 29 7 7 149 1
16000 2 9 10 145 3 -17 3 7 29 7 7 149 1
16000 2 9 10 145 3 -11 40 3 2 2 9 97 -69 91
17333 2 9 6 -70 4 - 20 3 2 2 9 97 -77 91
17333 2 9 6 -70 4 - 20 3 2 2 9 97 -77 91
17333 2 9 6 -70 4 - 20 3 2 2 9 97 -77 91
17333 2 9 6 -70 4 - 20 3 2 2 9 97 -77 97
17333 2 9 6 -70 4 - 20 3 2 2 9 97 -77 91
17333 2 9 6 -70 4 - 20 3 2 2 9 97 -77 91
17333 2 9 6 -70 4 - 20 3 2 2 9 97 -77 91
17333 2 9 6 -70 4 - 20 3 2 2 9 97 -77 91
17300 2 9 11 7 3 7 2 9 7 7 140 1
17000 2 9 11 7 3 7 2 9 7 7 140 1
17000 2 9 11 7 3 7 2 9 7 7 140 1
17000 2 9 11 7 3 7 2 9 7 7 140 1
17000 2 9 11 7 3 7 2 9 7 7 140 1

obably Bad Data

Comparison of Specified and Measured Data* Table XXVII

Frequency Range of Operation:

7.0 - 18.0 GHz

Input and Output Impedance:

50 ohms

AC Coupling at Input and Output:

Stability:

Amplifier did not oscillate with input and/or output open or short

circuited.

Specificati	<u>on</u>	Measurement			
		<u>S/N 1</u>	<u>S/N 2</u>		
Gain:	25 dB (min)	28.64 dB (min)	28.11 dB (min)		
Gain Variation:	±1.5 dB (max)	±1.16 dB (max)	±1.26 dB (max)		
Noise Figure:	10 dB (max)	8.1 dB (max)	7.6 dB (max)		
Power Output:	+6 dBm	13.1 dBm (min)	11.8 dBm (min)		
Phase Deviation from Linear:	±10° (max)	+20° (max) -30°	+20° (max)** -30°		
Input VSWR:	2.5:1 (max)	1.44:1 (max)	1.47:1 (max)		
Output VSWR:	2.5:1 (max)	1.56:1 (max)	2.04:1 (max)		
Phase Matching Between Amplifier Pairs	<u><</u> 5°	+4.0° -5.3°			
Reverse Isolation:	50 dB (min)	>68 dB (min)	>64 dB (min)		
Safe Input Power CW, RF:	+30 dBm (min)	+30 dBm	+30 dBm		
10% Duty - Peak Pulse:	+50 dBm (min)	+50 dBm 1%	+50 dBm 1%		

^{*} Ignores 18 GHz data in Tables XXV and XXVI.

^{**}See Table XXIII and Appendix B.

TABLE XXVIII

CHANGE IN GAIN AND PHASE WITH TEMPERATURE

			-28 T0 70 DG13 DP13	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6
			30 T0 70 S/N 7002 DC23 DP23 CAIN PHASE	4. 27 11. 4 24 39 -74. 4 21 11. 3 24. 89 128 11. 9 25. 99 12. 11. 3 24. 89 128 11. 9 25. 99 12. 11. 9 25. 99 12. 11. 9 25. 99 12. 11. 9 25. 99 12. 11. 9 25. 99 12. 12. 9 12.
SERIAL NO. 2	7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST		AT 30°C -28 TO 30 S/N 3002 DG12 DP12 GAIN PHASE	5.35 16.4 28 66 -63 1 5.26 16.5 3 29 10 139 4 5.20 16.5 3 29 10 139 4 5.09 17.4 29 52 58 5 6.09 17.4 29 52 58 5 6.09 17.2 29 83 -81 4 6.00 17.2 29 6 6.00 17.2 29 83 85 -177 6 6.00 17.2 29 83 85 85 85 85 85 85 85 85 85 85 85 85 85
	NDV 22. 1977	S21 IN DB	AT -28°C S/N 2802 FREG CAIN PHASE	7000.0 34. 03 -46. 7 7333. 3 34. 44 155. 7 7600.0 34. 64 155. 7 7600.0 34. 64 155. 7 8030.0 34. 61 75. 9 8030.0 34. 61 75. 9 8046. 7 34. 83 -64. 2 9030.0 35. 37 115. 9 1000.0 35. 52 107. 5 11000.0 35. 50 -156. 9 11000.0 35. 50 -156. 9 11067.0 35. 50 -156. 9 11067.0 35. 50 -156. 9 11067.0 35. 50 -156. 9 11067.0 35. 50 -156. 9 11067.0 35. 50 -156. 9 11067.0 35. 50 -156. 9 11067.0 35. 50 -156. 9 11067.0 35. 50 -156. 9 12667.0 35. 50 -156. 9 12667.0 35. 50 -156. 9 15000.0 35. 50 -156. 9 15000.0 35. 50 -156. 9 15000.0 35. 50 -156. 9 15000.0 35. 50 -157. 5 15000.0 35. 50 -157. 5 15000.0 35. 50 -157. 5 15000.0 35. 50 -157. 5 17667.0 35. 50 -157. 5 17667.0 35. 59 -157. 5
			-28 TO 70 DG13 DP13	9.99 9.99 9.99 9.99 9.99 9.99 9.99 9.9
			30 T0 70 S/N 7011 DG23 DP23 GAIN PHASE	3.95 10.0 24.18 -76.8 3.91 10.0 24.88 126.6 5.3 3.8 10.6 25.78-173.7 2.3 2.5 11.1 26.00 44.1 3.6 11.3 26.5 11.1 26.00 44.1 3.6 11.3 26.5 11.1 26.00 44.1 3.6 11.3 26.5 11.1 26.00 44.1 3.6 11.3 26.5 11.1 26.00 44.1 3.8 25.1 3.4 4.1 3.8 27.3 4.6 5.4 4.1 3.8 27.3 4.6 5.4 4.1 3.8 27.3 4.6 5.4 4.1 3.8 27.3 4.6 5.4 4.1 3.8 27.3 4.6 5.4 4.1 3.8 27.3 4.6 5.4 4.1 3.8 27.3 4.6 5.4 4.1 3.8 27.3 4.6 5.4 4.1 3.8 27.3 4.6 5.4 4.1 3.8 27.3 4.6 5.4 4.1 3.8 27.3 4.6 5.4 5.4 5.8 5.8 5.8 5.8 5.8 5.8 5.8 5.8 5.8 5.8
SERIAL NO. 1	7 TO 18 CHZ AMPLIFIER TEMPERATURE TEST		AT 30°C -28 TO 30 S/N 3001 DG12 DP12 GAIN PHASE	5. 14 16. 7 28. 13 -66. 8 5. 13 16. 9 28. 79 136. 6 4. 85 18. 4 29. 72 55. 3 4. 73 18. 4 29. 72 55. 3 4. 55 19. 18. 4 29. 72 55. 3 4. 51 19. 9 30. 67 1-14. 0 4. 54 20. 2 30. 80-141. 0 4. 54 20. 2 30. 80-141. 0 4. 54 20. 2 30. 80-141. 0 4. 37 22. 0 30. 82 52. 0 4. 37 22. 0 30. 82 52. 0 4. 37 22. 0 30. 82 16. 0 4. 18. 20. 5 30. 82 16. 0 4. 18. 20. 5 30. 05 14. 3 4. 18. 20. 5 30. 05 14. 3 4. 18. 20. 5 30. 19-16. 3 4. 18. 20. 5 30. 19-16. 3 4. 19. 30. 5 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 4. 10. 32. 8 30. 19-16. 3 5. 10.
	NOV 22, 1977	S21 IN DB	AT -28°C S/N 2801 FREG CAIN PHASE	7000.0 33.28 -50.1 7666.7 34.21.42.24 8000.0 33.92 153.5 8000.0 34.47-142.22 8000.0 34.77-142.8 8000.0 34.77-142.8 9333.3 35.29 14.9 9333.3 35.29 14.9 11000.0 35.37-120.7 11000.0 35.37-120.7 11000.0 35.37-120.7 11000.0 35.37-120.7 11000.0 36.22 11000.0 3
				-129-




Figure 57
Change in Gain and Phase with Temperature for 7 to 18 GHz Amplifier

-130-




Figure $_{58}$ Swept Response of 7 to 18 GHz Amplifiers




Figure 59
Noise Figure vs. Temperature
7 to 18 GHz Amplifiers with Limiters

V. 10.7 TO 18 GHz AMPLIFIERS

The 10.7 to 18 GHz amplifier consists of 10 balanced gain modules, a limiter, a temperature compensation module, and a voltage regulator as shown in Fig. 60. As with the 7 to 18 GHz amplifiers, the first two gain modules are operating at low current to give a gain of about 4.5 dB and good noise figure. The remaining gain modules have approximately 5.5 dB gain each to give an overall gain above 50 dB at 18 GHz. Since approximately 10 dB is lost in the limiter and temperature compensation module at room temperature, the nominal overall gain is near 40 dB.

Data on the completed amplifiers without cables is shown in Fig. 61 and Tables XXIX through XXXI. Figure 61 shows the swept frequency response of both amplifiers from 8 to 21 GHz. The gain curves are smooth without "bumps" or small ripples due to interconnections or transactions. Also, there was no tendency to oscillate above 20 GHz where the waveguide above the gain modules is no longer below cutoff. Both the figure and tables show a slightly sloped gain response to overcome the cable loss. Tables XXIX and XXX show very low VSWR's except where the output VSWR of serial No. 1 reaches 1.62 at 16.2 GHz. The phase difference (DP12) in Table XXXI shows that the phase of serial No. 1 is always several degrees greater than serial No. 2. This phase difference can be centered around zero degrees by making the cables to one amplifier slightly longer than the cables to the other amplifier.

Figure 62 shows the finished amplifier in the 2 x 2 x 11 chassis. Figure 62 shows the amplifier with the 1id of the 2 x 2 x 11 chassis removed. The coaxial cables between the 1id and the amplifier may be seen. The components of the power supply mounted on the printed-circuit board have been potted in Sylgard. The spark-gap, large resistor and other components to protect the power supply from high voltage power line transients can be seen. During assembly the amplifier heat sink shown in Fig. 63 is screwed to the 2 x 2 x 11 chassis. The remaining space within the 2 x 2 x 11 chassis is filled with a combination of foam and Sylgard. The 1id is then screwed onto the chassis.

The following figures and tables show data on the completed 10.7 to 18 GHz amplifiers. The cables between the amplifier and the lid have been selected, installed, and the chassis potted. The units appear as in Fig. 62.

Figure 60 10.7 to 18 GHz Amplifier




Figure 61 Swept Response of 10.7 to 18 GHz Amplifiers without Cables

SEPT 29, 1977

		NOISE FIG.			'n		•													1																				
					ထ							•	•							8.7																				
		VSWR 1DBPWR OUT DBM			14.8							18.0								14.3																				
		VSWR	1. 540	1.39	1.31	1. 43	1. 62	1. 49	4.4	1. 44	1. 52	1. 43	1. 41	1. 39	1.36	1 33	1. 32	1.35	1. 28	1.28																				
		ISOL DB	85.47 95.05	81. 20 83. 49	93.62	30	86	39	65	72	78. 15		76.24	. 15	620	26	64	73.77	3.6	26																				
						35 91			22 84	36 78				40 76						53 73	1	0	•	,																
		F	91	0 =	=	10.0	0	80 1	. ^	'n	wi (7	Ģ.	4 4	9	-10	-14	110	-25		10700.0	18000																	
		PHASE DEG		-38.37		162.82		11. 49	113 41			38.37	-69.31	132.01	164. 63	36.27	-26. 38	-91. 39	155. 63						,															
				35.4		- 70-162	- 84		- 98-113			000	- 78	1	. 63	. 54	- 24	. 01	- 60			10700.0	18000	i																
		CAIN P		93		8 4		20	200					. 29				. 56		8		10	18(•																
			44	1 42	4	13 42		42					15 42		18 42	7 42		0 41		7 41																				
		VSWR	1.26		-	1.13	1. 10	1.09	1.08	1.15	1. 12	17.5	=	1. 18	-		-	1. 20	-	1.17									Data											
		FREQ		5900.0	0 0009	6200.0	6300.0	6400.0	6600.0	6700.0	6800.0	2000	7100.0		7300.0	7500 0	7600.0	7700.0	7900.0	8000		LINEAR	RANGE						* Bad											
					-		-		-	-		-	-	-		• •	-	-		1		١٠	4 02																	
		NOISE	7.7		o.						1	7.2							•								7.2								7.6					
	•	1DBPWR DBM	14.5		15.5							14.6								14.7							14.7								15.2					
		USWR 1	1. 15	1.12	101	1.08	1.08	1.07	1.07	90.1	1.05	1.05	0.00	1.03	1.08	1.06	9 6	1.03	1. 03	1.00	1.05	1.04	1.04	1.08	1.09	1.10	1. 12	1. 12	12	130	1.17	1. 20	1. 21	1.24	1. 26	1. 28	98	96	1. 45	
			77	61	73	113	14	82	92	100	13	20	2 0	. 01	73	11		02	88	20	7.4	92	19	25	8	49	100	19	96	96	63	62	747	57	40	17	000	200	26	
		150	85.77																																					
	5	PHASE	24.34			3. 13		-3.63					-11.05			-12.50	11.13	-10. 42	-10.00	-7.05	-7.09	-6.36	14.85	-2.52	88	- 65	1.58												9.60	
	AMPLIFER	PHASE	32. 41	23.12	30. 50	34.81	70 70	33.83	58.47	4 (2	4	na	1	-	(7 0	0	0	חור	0	-	01	4	0	9	. 0	20.21	140	56 48	77. 42	35. 75	25. 26	16.62	52. 42	90.47	29. 80	31. 78	54.03	
	BLEB	FLAT P	31 -65.9	. 45 16	47	47 -	33-14	21 15	. 12	0 5	. 16-12	. 20 17	. 28	09	- 06	. 90-1	91 70	8	. 01	03-1	04 1	. 92 10	. 93	74	. 85-13	76 16	. 58	. 51 -	44	26	. 21	. 15	80.	03-1/	. 18 1:	. 13	. 18	19	. 35-1	
	10.7 TO 18 CHZ WITHOUT CABLES		- 66																																				63	
	10.7 WITH	CAIN	44	4 5	4 4	45	4 4	7	41	4 4	7	4	4	4	40	9	9	4	0	0 4	4	40	9	0 0	4	9 6	4	41	4 4	4	4	7	;	4	41	4	7	-	41	
			6 9		-	-	-			2	1	0	4 4	00	17	1	7 5	2	4	4 4	00	10	2	2 8	51	53	58	82	200	200	3	33	25	0.0	2	4	2	35	38	
1977		VSUR IN			1 7		2	1 . 2				-		-	-			-	-	-		-	-i .		-		-	-		-	-	-	-		-	-			-	

SEPT 29, 1977

•																																				
	NOISE		8.2	• • • •					2.9								8.4			*										,					•	
	10BPWR DBM	•	15.0						15.2								14.6											,								
	VSWR	2112	1.17	1.23	1.14	1.09	1.08	1.03	1.0	1.08	1.09	1 07	1.12	1.14	1.0	1 00	1.09															*				
	150L 08	77. 77 86. 77 78. 01	86.08 83.13	77.95	86.90	78.55	79 81		75 77	81.99	79.56	89 37	85.97	83.06	80.39	74 04	82.89																			
	PHASE	9. 34 9. 46 62 62							5. 73		1.67		. 1		-13.99		-26.89		10700.0	8000.0																
	PHASE	27 76.24 20 13.78 02 -46.64	170.65	128.37	4.98	73 -57. 18	177. 46	116. 60	52. 69 -11 08	-75.05	74-137. 45	94 47	30.30	-32. 97	-98.64	9	63. 72		•	-																
	FLAT	7000	- 35	1.45		73		ľ	1 1	1	- 74		66	45	1.15	0 0	38		10700.0	18000.0																
	CAIN	41.84	4 4	5,	4 4	4 4	4 4	42		42	42.31	4 4	4.		41. 72	41.01	41. 18																			
	VSWR	11.21		. .	-i -i	-i •	-	-i .	1.30	i	-	-	i	-	-i •	- i	1. 26						Data													
	FREQ	15700.0 15800.0		16200.0	16400.0	16500.0	16700.0	16800.0	12000.0	17100 0	17200.0	17400	17500.0	17600.0	17700.0	17900		1	LINEAR	RANCE			* Bad										•			•
	NOISE	7.0	7.4						47	;	•						7.0							•	6.0						•	?				
	108PWR DBM	15.1	15.8						15.2	:							15.1								1.61							7.61				
	SWR	2::-	4.5	1.13	1. 12	1.12	1.12	1. 12	1.13	13	1. 11		1 : 1	1. 11			1.08	1.09	1.08	1.07	1.04	1.06	1.03	1.05	1.0	1.03		1.05	1.06	1.02	1.07	100	1.08	0.0	1	1. 10
	ISOL	95. 80 95. 80	77. 98	81. 24	86.00	87. 52	95.36	80.45		2 0		0000					83.43		88.94						87. 48										86. 62	87. 4
Ž.	PHASE	23.26	0		i q	41	7 9	-10	-11. 59	-10	-9.66	11.00		-9.79	0 0	, d	-7.22	-4.88	14.91	-2.68		- 87	. 45	1. 23	2 6		2,0	4. 65	4. 23	6.02	5.74	7. 16	7.33	7.04	7. 22	
12 AMPLIFER 18	PHASE	-137. 70	91.5	-40.39	-104.08 -167.87	128.87	1.38	-62. 12	4-124. 75	113.11	16 52.45	11.	132	166.	103	17	-77.72		161.43		-20	-80.86	157.		-25.	-85	148.31		28. 49	-92.88	-154	83.53		17-100 85	52.7	130. VB
10.7 TO 18 CHZ WITHOUT CABLES	FLAT	1.09									-	•	•	-				٥.	0.1		'n.	. 40	ě.	-	101	1.		7	4.		1	1 1	- 15		•	ľ
	CAIN	444	3.5	4	4 4		4 4		4 4	4	40.40	40 74	4	40		9 6	4	40	40.62	4	40	41.16	41.22	41.42	41.46	41	41.51	4	41.71	4	4:	41.69	4:	41.07		
1477	Sus	11.1						1.2	-i -			•		1. 2	~ ·			1.2	200	1.18	1. 1					-		1.08	1.08	9 6	1.0		1.13	-	-	
SEPT 29,	FREG	10800.0		11200.0		11500.0			12000		12200.0	12500		12600.0	12700.0	2900	13000 0	13100.0	13200.0	13400 0	13500.0	13600 0	13800.0	13900.0	14100.0		14300.0		14600.0	14800.0		15100.0		15400		

SH SEPT 29, 1977

10.7 TO 18 GHZ AMPLIFIER NO CABLES

S21 IN DB

FREQ	S/N 1 GAIN PHASE	DG12	DP12	S/N GAIN	
10600. 10800. 11000. 11200. 11400. 11600. 11800. 12000. 12200. 12400. 12600. 13600. 13600. 13600. 14000. 14200. 14400. 14500. 15000. 15200. 15400. 15600. 15600. 15800. 16000. 16200.	GAIN PHASE 41. 91 .2 42. 15-133. 3 42. 18 95. 8 42. 23 -35. 8 42. 05-163. 8 41. 87 67. 5 41. 70 -58. 9 41. 55 176. 6 40. 60 56. 0 40. 79 -69. 1 40. 63 168. 5 40. 68 47. 1 40. 74 -74. 7 40. 66 164. 4 40. 74 43. 9 40. 98 -77. 2 40. 98 161. 6 41. 16 40. 9 41. 23 -79. 5 41. 49 156. 4 41. 52 35. 8 41. 61 -85. 2 41. 85 152. 1 41. 89 30. 4 41. 93 -92. 5 42. 06 145. 5 42. 21 22. 1 42. 32 -99. 8 42. 56 135. 7	23 10 . 06 . 18 . 29 . 31 . 30 . 28 . 44 . 13 . 17 . 12 . 05 06 20 31 37 38 35 28 15 02 . 01 . 21 . 31 . 32 35 32 35 32 35 36 37 38 37 38 35 36 37 38 38 	4.777486683064262120924125101.	GAIN 42. 14 42. 25 42. 05 41. 57 41. 40 41. 57 40. 16 40. 66 40. 73 40. 94 41. 35 41. 58 41. 81 41. 82 41. 85 41. 91 41. 95 42. 10	PHASE -3. 9 -138. 0 -138. 0 -140. 5 -168. 2 -168. 2 -173. 0 -168. 5 -173. 0 -161. 1 -
16400. 16600.	42. 53 10. 9 42. 69-114. 5	38	7. 0 6. 4	42. 15 42. 33-	3. 9 -120. 9
16800. 17000.	42. 46 122. 8 42. 34 -5. 0	. 19	6.6	42. 27	116.2
17200.	42. 33-131. 7	01	6.3	42. 33-	-138. 0
17400. 17600.	42. 51 101. 3 41. 96 -27. 1		5. 5 7. 5	42. 52 42. 11	95. 7 -34. 6
17800. 18000.	41. 65-155. 2 41. 62 75. 4	06	8.5	41.71-	-163. 7
TROUD.	41.02 /5.4	01	9. 1	41. 63	66.3




Figure 62 Complete 10.7 to 18 GHz Amplifier and Power Supply




Figure 63 xploded View of 10.7 to 18 GHz Amplifier and Power Supply

Final ANA data, noise figure, power output at 1 dB gain compression are shown in Tables XXXII and XXXIII and in the Temperature Test data in Appendix C. Tables XXXII and XXXIII show an ANA listing for every 100 MHz from 10.7 to 18 GHz, and is primarily presented to show the phase deviation from linear for the two amplifiers. Measured data compared to specification requirements are summarized in Table XXXIV. Most specification items are met such as gain, gain variation, and VSWR. The VSWR is higher with the cables as would be expected. The specifications which are not met are noise figure, gain variation over any 0.5 GHz band, phase variation from linear, phase matching between amplifier pairs, and safe input power. At operating temperatures from 0°C to 65°C the following comparison could be made of the out-of-specification items.

	Specification	<u>S/N 1</u>	S/N 2
Noise Figure	10 dB	10.4 dB	10.2 dB
Gain Variation over any .5 GHz band below 16.8 GHz	.5 dB	.84 dB	.72 dB
Phase Variation from Linear	±10°	±14°	±13°
Phase Matching	≤5°	≤8.	2°

The out-of-specification items are seen to be close to the specification limits over the restricted temperature range. (In our proposal we said we expected the phase variation from linear to be less than 20° and phase matching less than 10° .)

AMPLIFIER

ž

NOISE 1DBPWR FIG DBM

15.2

8.0

15.0

8.2

10.7 TO 18 CHZ AMPLIFIER FINAL DATA S/N 2

																																							•																					
VSWR	1. 23	1. 11	1.16	000	9	1. 19	1.17	1.25	1.28	1.33	1 24		1. 13	1. 12	1.17		1. 34	1. 43	1 30		1. 12	1.07	1. 23	. 24		1. 26	1.20			1. 08	1.30																													
150L 08	100.29	.78.67	78 73	27 72	10.01	/4. BB	93. 53	92.26	79.18	77.93	67 60	16. 16	79. 35	77.15	85.58		84.87	72.80	70 21		81.80	79.54	74.95	77 44	11.11	80.04	70.83	74 44	0 0	85.83	80.82																													
433	2.91	91	2 62		6. 70	-			2.92		000		2.97	2.97				2.99	00 0		2. 48	2.99	3.00					200		3.07	8												,																	
PHASE	9.63	6 93	11 12		10.04	7. 71	8.84	10.06	10.72	10 99	80	1. 64	7.73	6.76	5 25		2.67	3.63	00		. 10	-1.88	-4.02	67 7-	0.00	-10.26	14 96	10	27.72	-23. 43	-29. 63		0 000	0000	. 0	3000													,											
FLA	60.	- 45	900	300	30	1. 44	. 35	36	46	- 54	. 1	, ac	69	74	- 61		1.84	57	100		- 63	- 69	- 50.	14						. 10	1.61		100 000	10/00.010/00.0	5	18000, 018000, 0																								
GAIN	40.53	40 89	60 02	000	40. 00	40.38	40.79	40.80	40.90	40 9B		41. 44	41.13	41.18	41 05		41.28	41.01	000	11. 60	41.07	41.13	40 94		41. 60	40.04	40 04	200	10	40.33	38.82		•	7		31																								
YSWR	1.37	90	0		1. 19	1. 50	1. 21	1. 19	1.20	1 17		1. 40	1.14	1. 18	1 24		1. 27	1.34			1. 47	1.46	1.45		10 .1	1. 49	1 52		1. 04	1.49	1.54																													
FREQ	15600.0	0 00025				16000.0	16100.0	16200.0	16300.0	14.400 0	000	10000.0	16600.0	16700.0		0000	16700.0	17000.0	200.00	0.001		17300.0	17400 0	0 001	17200.0	17600.0	17700 0	0000			18000 0			LINEAR-	IZATION	RANGE																								
1DBPWR DBM	15.0	2															7.61													12.												15.2											15.5							
NOISE	4	?															?									_				0.												6.9											7.5							
		200		1. 14	1. 10	1.33	1.36	1. 23	1 10		3	1.21	1.28	1 15				1.20		1. 17	1. 10	1.12	1 29		1. 26	1.20	1 13	4			1.27		2	1.18	1. 10	1.11	1 20		1. 10	1. 20		1.07 6.9		1 11			1. 64	1. 50	1. 11	1. 11	1.18		1.30 7.5		1. 21	1.17	1. 20	1.26	1.24	
NOISE	76 1	200		.1	09 1.	96 1.	57 1.	38	89			05 1.	94, 52 1, 28	37 1		7. 10	94 1.18	-		77	74 1.	25 1.	87 87 1 29		00	60 1.	33	;	BO .	44 1.24	87 1		•		83 1 .	83.60 1.11	- 88			1.	23 1.16	70 1.07	1 10	- 00	12	20.00		1.	83.00 1.11	01 1.	70 1.	81 1.29	72 1.30			28 1.	76.64 1.20 .	80.32 1.26	87.87 1.24	
VSWR NOISE OUT FIG	80 48 1 34	70 00 70	2000	03 77.63 1.	04 77.09 1.	04 81.96 1.	00 77.57 1.	99 80 38 1	89	20 40 00	20 88. 63	98 93.05 1.	99 94.52 1.	97 95 37 1	10 40 50	13 04 50 1.10	93 83.94 1.18	82 77.36 1.		. 45 // 64	74 1.	25 1.	1 1		00	60 1.	33	;	1.08	44 1.24	87 1				83 1 .	60 1.	- 88			1.	23 1.16	70 1.07	1 10	- 00	12		00.04	1.	83	-	70 1.	81 1.29	72 1.30			28 1.				
ISOL VSWR NOISE DB OUT FIG	37 00 80 48 1 34	70 70 70 70 70	20.00	37 3.03 77.63 1.	66 3.04 77.09 1.	3.04 81.96 1.	3.00 77.57 1.	2 99 80 38 1	1 68 66 00	- CC 70 00 C. VS	24 2.00 88.23	34 2.98 93.05 1.	2.99 94.52 1.	30 2 97 95 37 1	1 70 40 50 6 42 01	10.13 6.73 64.50	12. 54 2. 93 83. 94 1. 18	10.77 2.82 77.36 1.	200 11 00 0	34 6. 73 //. 74 1.	12. 03 3. 04 85. 74 1.	12 11 2 92 77 25 1.	10 87 2 90 87 87 1		10.12 2.41 84.00 1.	60 1.	1 55 88 33 1		47 47 85.61 1.0B	.84 2.91 85.44 1.24	2 90 86 87 1			. 12 2. 92 83.	83 1 .	2.90 83.60 1.	2 91 78 RB 1	20 70 00 0	A. 10 88.04	Z. 71 81. /8 1.	2. 92 91. 23 1. 16	2.92 82.70 1.07	2 91 80 85 1 10	1 93 .81 29 C	2 04 04 72	200000000000000000000000000000000000000	K. 13 66. 64 1.	20 27 85.02 1.	78 2.90 83.	78 2.93 85.01 1.	21 2.95 105.70 1.	52 2.94 88.81 1.29	34 2.91 85.72 1.30	CA 10 00 C 7C	3/ 2.87 81.43 1.	.15 2.89 76.28 1.	24 2.91 76.	70 2.93 80.		
CPDEL ISOL VSWR NOISE NSEC DB DUT FIG	AF 1 84 08 00 TE CC	70 70 70 70 70 70	20 00 00 00 00 00 00 00 00 00 00 00 00 0	13. 37 3. 03 77. 63 1.	59 9.66 3.04 77.09 1.	5. 59 . 3. 04 81. 96 1.	33 1.70 3.00 77.57 1.	23 52 2 99 80 38 1	23 -2 55 3 00 99 89 1	CC 70 00 C. VS V- 71	4. 24 5.00 80. 23	-7.34 2.98 93.05 1.	-8.26 2.99 94.52 1.	-11 30 2 97 95 37 1	70 40 50 6 50 01-	10. 13 6. 73 64. 50 1. 10	-12.54 2.93 83.94 1.18	-10.77 2.82 77.36 1.	200 11 00 0	-4. 34 K. 73 //. 77 I.	-12.03 3.04 85.74 1.	-12 11 2 92 77 25 1.	-10 87 2 90 87 87 1		-10.12 2.71 87.00 1.	-9. 22 2. 91 78. 60 1.	1 FE AR 19 C TT 8- 10		-7.47 Z. 71 BO. 61 1. 0B	-6.84 2.91 85.44 1.24	-5.82 2.90 86.87			-4. 12 2. 92 83.	-3.56 2.90 94.83 1.	-1.97 2.90 83.60 1.	-1 19 2 91 78 88 1	20 70 00 0	. 23 K. 70 88. 04 L.	1. 35 2. 71 81. /8 1.	1.09 2.92 91.23 1.16	2.55 2.92 82.70 1.07	2 13 2 91 80 85 1 10	1 95 18 59 6 19 6 61	CL 70 VO C CT C LV	200000000000000000000000000000000000000	17 5.30 4.73 60.64 1.	14 6.20 6.71 85.02 1.	4. 78 2. 90 83.	78 2.93 85.01 1.	29 5.21 2.95 105.70 1.	3. 52 2. 94 88. 81 1. 29	4.34 2.91 85.72 1.30	C C C C C C C C C C C C C C C C C C C	3.37 6.87 81.43 1.	7, 15 2, 89 76, 28 1.	8.24 2.91 76.	8.70 2.93 80.	08 8.43 2.92 87	
F PHASE CPDEL ISOL VSWR NOISE DEV NSEC DB OUT FIG	AF 1 80 80 00 75 55 74 -	70 70 70 70 70 70 70 70 70 70 70 70 70 7	20 20 20 20 20 20 20 20 20 20 20 20 20 2	. 30 13.37 3.03 77.63 1.	.03 59 9.66 3.04 77.09 1.	73 29 5.59 3.04 81.96 1.	33 1.70 3.00 77.57 1.	67 - 23 52 2 99 80 38 1	1 68 66 00 8 55 6- 86 - 19	CC 70 00 C. VS V- 71 - 07	4. 24 5.00 80. 23	40 .03 -7.34 2.98 93.05 1.	.24 -8.26 2.99 94.52 1.	13 30 -11 30 2 97 95 37 1	70 40 60 6 50 01- 09 60	. 40 -10. 73 K. 73 04. 50 1. 10	86 . 57 -12. 54 2. 93 83. 94 1. 18	. 65 -10 77 2 82 77 36 1.	200 11 20 00 44	44 . 47 -4. 34 6. 43 //. 44 1.	64 . 82 -12.03 3.04 85.74 1.	60 .83 -12 11 2 92 77 25 1.	55 88 -10 87 2 90 87 87 1		4/ . 46 -10. 12 2. 41 89. 00 1.	45 .98 -9.22 2.91 78.60 1.	42 1 01 -8 77 2 91 BR 33 1		-7.47 Z. 71 BO. 61 1. 0B	45 . 98 -6.84 2.91 85.44 1.24	59 84 -5.82 2.90 86.87 1	25 00 00 00 00 00 00		75 . 68 -4. 12 2. 92 83.	79 . 64 -3.56 2.90 94.83 1.	. 56 -1.97 2.90 83.60 1.	1 88 87 19 2 91 78 88 1	20 10 00 0 20 10 10 10		1. 35 2. 71 81. /8 1.	26 . 17 1. 09 2. 92 91. 23 1. 16	35 . 08. 2.55 2.92 82.70 1.07	46 - 62 2 13 2 91 80 85 1 10	1 90 18 50 6 19 6 61 - 75	21 - 17 40 40 6 61 6 70 - 18	2000 000 000 000 000 000	50 -11 5. 30 K. 73 66. 64 1.	28 - 14 K. 20 K. 71 B3. 02 1.	. 52 08 4. 78 2. 90 83.	72 - 28 4.78 2.93 85.01 1.	-, 29 5.21 2.95 105.70 1.	23 3.52 2.94 88.81 1.29	62 - 18 4.34 2.91 85.72 1.30	20 00 00 00 00 00 00 00 00 00 00 00 00 0	4301 3.3/ 2.87 81.43 1.	. 42 . 01 7.15 2.89 76.28 1.	.36 .07 8.24 2.91 76.	45 01 8.70 2.93 80.	08 8.43 2.92 87	
FLAT PHASE GPDEL ISOL VSWR NOISE DB DEV NSEC DB DUT FIG	AC 1 82 08 00 75 55 74 - 19 04	70 10 70 00 70 00 00	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	41.00 30 13.37 3.03 77.63 1.	41.03 59 9.66 3.04 77.09 1.	40.73 29 5.59 . 3.04 81.96 1.	40.7733 1.70 3.00 77.57 1.	40.67 - 23 52 2.99 80 38 1.	1 68 66 00 8 55 6- 86 - 19	CC 76 00 C. VS V- 71 - 07 0V	10.00 00.00 00.00	40. 40 . 03 -7.34 2.98 93.05 1.	19 .24 -8.26 2.99 94.52 1.	40 13 30 -11 30 2 97 95 37 1	1 7C VO SO C SC VI- VV EV VV	10.00	39.86 . 57 -12.54 2.93 83.94 1.18	39.78 .65 -10.77 2.82 77.36 1.	20 11 20 0 42 4 00	37. 44 . 77 -4. 34 6. 73 //. 74 1.	64 . 82 -12.03 3.04 85.74 1.	39.60 .83 -12.11 2.92 77.25 1.	39 55 88 -10 87 2 90 87 87 1		37.47 . 76 -10.12 2.41 87.00 1.	39.45 .98 -9.22 2.91 78.60 1.	1 65 88 19 6 77 8- 10 1 64 95		34. 31 . 42 -7. 47 83. 61 1. 08	39.45 .98 -6.84 2.91 85.44 1.24	39 59 84 -5 82 2 90 86 87 1	1 CO 07 10 C 07 P- 80 55 0C		37.75 .68 -4.12 2.92 83.	79 . 64 -3.56 2.90 94.83 1.	39.87 .56 -1.97 2.90 83.60 1.	1 88 87 19 C 91 1- 44 TT 9E	40 10 00 C 3C - 1C LO 09	10.00 V. 10.	40.02 .41 1.35 2.41 81.78 1.	40.26 .17 1.09 2.92 91.23 1.16	40.35 .08, 2.55 2.92 82.70 1.07	40.46 - 02 2 13 2 91 80 85 1 10	1 92 18: 29 2 19 5 - 13 - 100	21 - 17 40 60 61 6 70 - 15	20 00 00 00 00 00 00 00 00 00 00 00 00 0	50 -11 5. 30 K. 73 66. 64 1.	40.38 - 14 4.40 4.71 83.02 1.	40.5208 4.78 2.90 83.	40.72 28 4.78 2.93 85.01 1.	40.7329 5.21 2.95 105.70 1.	. 67 - 23 3.52 2.94 88.81 1.29	40.62 - 18 4.34 2.91 85.72 1.30	20 CV 10 00 C 1C 2 10 T	40. 43 01 3. 3/ 2. 87 81. 43 1.	40. 42 . 01 7. 15 2. 89 76. 28 1.	40.36 .07 8.24 2.91 76.	40.45 01 8.70 2.93 80.	40.52 - 08 8.43 2.92 87	
CAIN FLAT PHASE GPDEL ISOL VSWR NOISE DB DB DEV NSEC DB DUT FIG	AF 1 84 00 00 75 22 74 - 19 04 AE 1	70 70 00 70 00 70 00 00 00 00 00 00		1. 38 41.00 - 30 13.37 3.03 77.63 1.	0 1.35 41.0359 9.66 3.04 77.09 1.	0 1.34 40.7329 5.59 . 3.04 81.96 1.	0 1.26 40.7733 1.70 3.00 77.57 1.	0 1.18 40.67 - 23 52 2.99 80 38 1.	1 13 40 67 - 23 -2 55 3 00 99 89 1	C 70 00 C. VS V- 71 - 07 0V 01 1	1. 18 40. 60 18 -4. 34 3. 00 60 53 1.	0 1.29 40.40 .03 -7.34 2.98 93.05 1.	0 1.41 40.19 .24 -8.26 2.99 94.52 1.	0 1 49 40 13 30 -11 30 2 97 95 37 1	1 7C 00 50 C 5C 01- 00 CO 00 C5 1 0	1. 32 . 40 . 61 . 10 . 10 . 10 . 10 . 10 . 10 . 1	0 1.53 39.86 .57 -12.54 2.93 83.94 1.18	0 1.45 39.78 .65 -10.77 2.82 77.36 1.		1. 31 37. 44 . 77 -4. 34 6. 73 //. 77 1.	0 1.19 39.64 .82 -12.03 3.04 85.74 1.	0 1.08 39.60 .83 -12.11 2.92 77.25 1.	0 1 05 39 55 88 -10 87 2 90 87 87 1		0 1.12 39.47 . 76 -10.12 2.91 89.00 1.	0 1.19 39.45 .98 -9.22 2.91 78.60 1.	0 1 18 39 42 1 01 -8 77 2 91 BR 33 1		1.10 37.31 .72 -7.47 2.71 83.61 1.08	0 1.09 39.45 .98 -6.84 2.91 85.44 1.24	0 1.04 39.59 .84 -5.82 2.90 86.87 1	CO 00 10 C 07 P- 80 35 0C C1 1		0 1.24 39.75 .68 -4.12 2.92 83.	0 1.34 39.79 .64 -3.56 2.90 94.63 1.	0 1.45 39.87 .56 -1.97 2.90 83.60 1.	1 52 39 77 66 -1 19 2 91 78 88 1	20 70 00 C 3C T 7C 20 09 C3 T	1. 35 40.00 F. 30 80.04 1.	1. 45 40.04 . 41 1.35 2.71 81. /8 1.	0 1.39 40.26 .17 1.09 2.92 91.23 1.16	0 1.29 40.35 .08. 2.55 2.92 82.70 1.07	0 1.20 40.46 - 02 2 13 2 91 80 85 1 10	1 92 18 59 5 19 5 61 - 73 04 51 1 0	CT 70 VOC CT C LV - 15 UV 11 1 U	20 00 00 00 00 00 00 00 00 00 00 00 00 0	1.13 40.83 -1.14 5.36 4.73 66.64 1.	1. 13 40. 38 - 14 4. 40 4. 71 83. 02 1.	0 1.15 40.5208 4.78 2.90 83.	0 1.16 40.7228 4.78 2.93 85.01 1.	0 1.21 40.7329 5.21 2.95 105.70 1.	0 1.31 40.6723 3.52 2.94 88.81 1.29	0 1.41 40.62 - 18 4.34 2.91 85.72 1.30	10 10 00 01 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1. 30 40. 43 01 3. 3/ 2. 87 81. 43 1.	0 1.55 40.42 .01 7.15 2.89 76.28 1.	0 1.59 40.36 .07 8.24 2.91 76.	0 1.53 40.4501 8.70 2.93 80.	40.52 - 08 8.43 2.92 87	

14.0

Table XXXIV Comparison of Specified and Measured Data

Frequency Range of Operation:

10.7 - 18 GHz

Input and Output Impedance

50 ohms

AC Coupling at Input and Output:

Control of the contro

Stability:

Amplifier did not oscillate with input and/or output open or short circuited

		Measuremen	t
	Specification	S/N 1	S/N 2
Gain:	37 dB (min) 43 dB (max)	38.9 (min) 41.6 (max) (0°C to 65°C)	38.9 (min) 41.4 (max)
Gain Variation	5 dB (max)	2.7 (max) (0°C to 65°C)	2.5 (max)
Noise Figure	10 dB (max)	10.4 (max)	10.2 (max)
Input VSWR	2.5:1 (max)	1.63:1 (max)	2.11:1 (max)
Output VSWR	2.5:1 (max)	1.88:1 (max)	1.47:1 (max)
Spurious Output at 1 dB Gain Com- pression Point:	40 dB below	≥40 dB	≥40 dB
Gain Variation Over any .5 GHz Band:	.5 dB	.84 dB (max) These are maximum val frequencies below 16.	ues for all
Reverse Isolation:	50 dB (min)	>68 dB (min)	>66 dB (min)
Phase Variation from Linear:	±10° (max)	+13.9° -13.3° (max)	+11.1 -12.5 (max)
Phase Matching between Amplifier Pairs:	≤5°	≤8.2° (0° to 65°	c)
Safe Input Power, CW RF:	+30 dBm (min)	+30 dBm	+30 dBm
10% Duty - Peak Pulse:	+50 dBm (min)	+50 dBm 1% Duty	+50 dBm 1% Duty

As was mentioned in Section III-C, the gain of M-107 gain modules fell off too rapidly above 17 GHz to meet the 0.5 dB/0.5 GHz specification. This gain variation can be seen in the data in Tables XXIX and XXX, which is much smoother than the Temperature Test data of Appendix C. This measurement is approaching the accuracy of our ANA.


Plots of gain vs. frequency of the amplifiers for various temperatures before and after welding the amplifier cases are shown in Figs. 64 and 65. Figure 64 shows the measured gain of the amplifiers before welding, plus the measured loss of the cables. Figure 63 is for the complete amplifiers after welding. The corresponding plots in Figs. 64 and 65 should be the same. However, welding caused both amplifiers, particularly serial No. 2, to show a reduction in gain between 11 and 14 GHz at -28°C. Although the reduction in gain is not sufficient to go below the 37 dB minimum gain requirement, the gain variation over any 0.5 GHz band and phase matching were adversely affected. In Fig. 65, it is seen that the gain of each amplifier tracks within about 1 dB from 0°C to +65°C, so that gain ariation over any 0.5 GHz band and phase matching remain nearly constant over this restricted temperature range. (A 6°C difference in temperature has been measured between the amplifier case and the 2 x 2 x 11 chassis. The curves in Fig.65, therefore, represent chassis temperatures of -26°C, 24°C and 64°C.)

To facilitate delivery of the amplifiers, the gain dip at -28°C was not adjusted for since this would mean cutting open the amplifier welds.

Figure 66 shows plots of power output at 1 dB gain compression, saturated power output, and third order intercept point vs. frequency for each of the two amplifiers. For both amplifiers the 1 dB compression power is between +13.5 and +15.5 dBm; the saturated power is between +16 and +17 dBm; and the third order intercept point is between +23 and +27 dBm.

An outline drawing of the $2 \times 2 \times 11$ chassis is shown in Fig. 67.

Many additional tests were performed on these 10.7 to 18 GHz amplifiers toward meeting the requirements of the "Statement of Work" of the contract. In



Gain vs. Temperature 10.7 to 18 Amplifiers Before Welding





Figure 65 Gain vs. Temperature of Completed 10.7 to 18 GHz Amplifiers

42






Figure 66
Power Output - 10.7 to 18 GHz Amplifiers




Figure 67 -149-

particular, those tests in Paragraph 6 of the "Statement of Work" were performed to show that the amplifiers could meet all of the requirements of MIL-E-16400.

The Avantek 7 to 12 GHz amplifiers have already been qualified. Most of the electrical performance specifications for the 7 to 12 GHz amplifiers are met by these 10.7 to 18 GHz amplifiers. In fact, all of the mechanical and electrical parts shown in Fig. 61, except for the AC power connector and lid, are common with those used in the qualified 7 to 12 GHz amplifier. The same construction techniques are used inside of the amplifier cases.

Because of the similarity between the 7 to 12 GHz and 10.7 to 18 GHz amplifiers, it is felt that the Humidity, Shock, Vibration, Degree of Enclosure, and Electromagnetic Interference Emission and Susceptibility Tests could be easily met by the 10.7 to 18 GHz amplifiers. The low voltage Transient Voltage and Power Interrupt Tests were performed on the 10.7 to 18 GHz amplifiers; this data is contained in Appendix D. Both 700 Volt Transient and 2500 Volt Spike Tests were made on the 7 to 12 GHz amplifier. Stability and Spurious Output Tests were made on the 10.7 to 18 GHz amplifiers; this data is also in Appendix D.

Appendix B gives the FNA listing, noise figure, and power output at 1 dB gain compression for the four 7 to 18 GHz amplifiers added onto the contract. These are serial Nos. 37 to 40.

V. CONTRACT CHANGE

Near the end of the contract it became apparent that it would be of mutual advantage to the Navy and Avantek if the due date for the final amplifier could be extended. At that time Avantek efforts to build implanted FETs with very low noise figure were beginning to show definite signs of success. If the delivery were delayed, it would mean that the amplifier performance would be substantially improved. For example, the noise figure would be about 2 dB lower. A request for a no-cost extension was, therefore, forwarded to the appropriate Navy Office. A Contract Modification (#P00004) was granted on August 26, which allowed extended delays on the amplifiers and final report. Avantek continued to deliver additional monthly progress letters at no cost until the amplifiers were delivered.

VI. MEETINGS

A. July 27, 1976, at Avantek

Attended by Eliot Cohen, NRL, and other Navy personnel. Presentation by Avantek device and amplifier personnel.

B. October 19, 1976, at NRL

Attended by NRL, Navelex, and other personnel. Presentation by Hejmanowski, Hooper, and Policky of Avantek.

C. April 19, 1977, NRL

Attended by:

NRL - 13 people

Navy Electronics System Command - 1 person

Navair - 1 person

Avantek - 4 people

ECOM - 1 person

This was the final review.

Several informal reviews were held with Mr. Eliot Cohen at Aventek while he was present in the Bay Area.

VIII. REFERENCES

- [1] B.S. Hewitt, et al, "Low Noise GaAs MESFETs," <u>Electronics Letters</u>, Vol. 12, No. 12, June 10, 1976, pps. 309-310.
- [2] Avantek, Reports Prepared for U.S. Army, ECOM, Ft. Monmouth, N.J., Nos. ECOM-76-C-1340-I and ECOM-76-C-1340-F.
- [3] R. Pucel, C. Krum, "Simple Method for Measuring Drift Mobility Profiles in Thin Semiconducting Films," Electr. Lttrs., Vol. 12, No. 10, May 1976.
- [4] H.F. Cooke and J.F. Gibbons, "Gate Design for Microwave FETs," WOCSEMMAD, Feb. 25, 1977, New Orleans, La.
- [5] A.R. Reinberg, "Radial Flow Reactor," U.S. Pat. No. 3,757,733, Sept. 11, 1973.
- [6] A. Lidow, J. Gibbons, T. Magee, and J. Peng, "Multilayer Encapsulant of GaAs and Compound Semiconductors," J.A.P. (to be published).
- [7] A. Lidow and J. Gibbons, "A Double-Layered Encapsulant for Annealing Ion-Implanted GaAs up to 1100°C," <u>App. Physics Letter 31</u>, No. 3, 1 Aug 1977.
- [8] K. Ohata, et al, "Improved Noise Performance of GaAs MESFETs with Selectively Ion-Implanted Source Regions," <u>IEEE Trans. Elec. Dev.</u>, ED-24, 8 Aug 1977.
- [9] B.L. Mattes, et al, "Growth and Properties of Semi-insulating Epitaxial GaAs," J. Vac. Sci Technol., 12, 4 July/Aug 1975.
- [10] J. Lange, "Interdigitated Stripline Quadrature Hybrid," <u>IEEE Trans. on MTT</u>, Vol. MTT17, pp. 1150-1151, Dec. 1969.
- [11] R.M. Fano, "Theoretical Limitations on Broadband Matching of Arbitrary Impedances," Journal Franklin Institute, Jan & Feb 1950.
- [12] S. Plotkin and N.E. Nahi, "On Limitations of Broadband Impedance Matching without Transformers," IRE Transactions on Circuit Theory, pp. 125-132, June 1962.
- [13] Matthaei, Young, and Jones, "Microwave Filters, Impedance-Matching Networks and Coupling Structures," McGraw-Hill 1964.
- [14] D.J. Mellor, "Computer-aided Synthesis of Matching Networks for Microwave Amplifiers," PhD Thesis, Stanford University, 1975.
- [15] K. Kurokawa, "Design Theory of Balanced Transistor Amplifiers," B.S.T.J. Oct 1965.

APPENDIX A

Temperature Measurements on 7 to 18 GHz Amplifiers

MATCH	GAIN PHASE DG12 DP12	53 -3.7 30 -2.8	11 -3.6	20 -3.2		- 19 -6.5		03 -7. 4	- 07 -7 4			55 -6.5	1 /2 .	. 48 -1.4	. 93 -1.1	. 47 -5.3	1. 16 -11.	17 -14					. 22 -12.	. 02 -9.7	56 -9 9	. 23 -21	
	FREG	7333.3	7666.7	8333.3	9000.0	9333.3	10000	10333	10667	11333.	11667.	12000.	12667.	13333	13667.	14000.	14333.	14667	15333	15667.	16000.	16333.	16667.	17000.	17333	18000.	
	NOISE	9.9	1 9	;			6.4						1	7.1												8.0	
	108PWR DBM	12.5	13.0	2			13.9							13.8												12.5	
	VSWR	1.04	1.37	1.65	1. 67	1.55	1. 26	1.17	1. 12	1.04	1.02	1.04	1. 10	1. 13	1.21	1.27	1.36	1. 51	1.76	1.67	1.35	1, 26	1.54	1.88	A 4 5 5 5 5	3.55	
	1SOL DB	85.11	81. 16		90.86	85. 62	91.94	85. 12	83.06	97.88	80. 61	80.30	85. 25	86. 07 87. 55	84. 61	85. 12	85. 42	87.00	84.95	81. 11			70. 56		75.37	71. 43	
PLIFIER ST 2	PHASE DEG	8 6	23		138.30	1.55	8 8	44	177.64	-80.03	20	25.		12 -3.83	97. 63			51 44	79.34					127. 92	-45 22	178.38	
7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 02	FLAT	1. 19 -63.	76 -11.	33	- 39 138.	- 63	- 95 88	- 44	66	1 1 4 8	16	05	01 124.	1. 12	60	. 41	. 82-155.	. 24 /3	- 17-179	. 24	-, 31 -86.	19 141.	33	18-127.			7000. 0 TD 18000. 0
7 TO 18 GHZ TEMPERATURE S/N	GAIN	28.66	29.09	29. 52	30, 25	30. 49	30.82	30.85	30.85	30.62	30.02	29. 91	29.87	29.99	29.76	29. 44	29. 03	20.00	30.03	29. 62	30, 17	30.06	29. 52	29. 67	20.00	28. 65	-
1477	VSWR	1.47	1.30	1.17	1. 21	1. 22	1.23	1.15	1.06	1. 11	1.33	1. 42	1.26	1. 15	1. 07	1. 11	1. 13	2	1. 09	1. 12	1. 17	1. 21	1. 18	1. 15	12	1. 21	
NOV 22,	FREG	7333.3	7666. 7	8333.3	9000.0	9333.3	10000 0	10333.3	10666. 7	11333 3	11666. 7	12000.0	12666.7	13333 3	13666. 7	14000.0	14333.3	14000. /	15333.3	15666. 7	16000.0	16333.3	16666. 7	17000.0	17666 7	18000 0 *	LINEAR- IZATION RANGE
	NOISE	6.9	4	;			8.9							5.												8.4	
	1 DB PWR DBM	13.0	14.2				15.0						25.0	7.61	•											15.7	
	VSWR	1.06	98	1.0	1.02	1.04	1. 14	1. 20	1. 26	1. 46	1.58	1.66	1.55	1. 49	1. 32	1.21	1.10	3 5	1. 21	1.22	1. 26	1.27	1. 26	1. 22	1.14	1.07	
	1SOL DB		78.00		100.29	86. 82	85.96	84.87	81. 19	91. 76	76.94	88.85	100 83	84.85	85.48	84.49	6 6	. 4	8	87.54	81.05	86. 81	86. 14	81.34	85.83	75.39	
PLIFIER ST 1	PHASE	136.63	75 -14.54	25	34.	4	82. 79	-52.04	174.96	-87.89	29 143.34	15.98		135, 15	76 96.53	-33.31	166. 49	-45 18	164. 68	. 00 36. 14	-95.88	23 130. 49	-5.03	23-137.60	-55.14	160.97	
CHZ AMP TURF TES	FLAT	1. 79 -66.	.75	8	53 134.	- 74	92 82	- 89	- 64	12 -87.8	53	. 56	35	26.	76	48	25-166.	000	90	8	. 17	53	61 .	2 6	28	1.05	7000. 0 TD 18000. 0
7 TO 18 GHZ AMPLIFIER TEMPERATURF TEST S/N 01	GAIN	28. 13	29. 18	29. 72	30.46	30.67	30.85	30.85	30.58	30.05	29. 64	29.36	29. 60	30. 19	30.69	30. 41	30.19	2000	29. 99	29.94	29.75	29. 69	29. 74	29.69	29.64	28.87	
	VSWR	1.52	1. 45	1.27	1, 25	1. 29	1.36	1. 32	1. 22	1. 26	1.36	1.39	1. 20	100	1.18	1.24	1. 24	1. 41	1.07	1.02	1.03	1.03	1.06	50.00	1. 12	1. 13	
NOV 22, 1977	FREG	7333.3	7666.7	8333.3	9000.0	9333.3	10000	10333.3	10666. 7	11333 3	11666. 7	12000.0	12666. 7	- 13333 3		14000.0	14333.3	15000	15333.3	15666. 7	16000.0	16333.3	16666. 7	17000.0		18000.0	LINEAR- IZATION RANGE

1977

NOV 22,

MATCH GAIN PHASE DG12 DP12

		ND1SE F16	5.5		•	5.3					0.0																				8.9				
		108PWR 08M	12.2		,	17.7					3.8							4.0													12.6				
		USWR OUT	1.09	1. 22	1. 36	1. 48	5.5	1.54	1.46	1. 37	7 6	1. 5	1.15	1. 14	1.14	1. 12	1.06	1	1 24	1 33	1. 42	1. 55	1.70		20.	200	200	1 %	1.96	2.21	2. 96				
		1SOL DB	87.13		78.00	82.06	81.55	91.79	86. 10	97. 22	87.08	91 27	83.69	87.22	79.80	85. 42	73.70	8 0 4 B	86.34	90.84	92.03	87.08	96. 66	200	70 67	80 SR	78.40	79. 57	73.83	71.49	67.77				
	7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 02	PHASE	-53.90	148.69	-2.23	44	-71.61	148.63	=	33	32 80	65	63	-67.71	164. 23	36. 25	13	2 0	=		81-140.65	89.09	-37. 52	2 2	22 29		26.90	9	116.		55				
	S CHZ AM NTURE TE	FLAT DB	. 78		38	- 60	- 26	- 63	- 81	-1.10	1.00	-1 07-	- 84				. 67	1 0	- 07	. 26	. 81-	33	40.	. 151	5 =	25	63	79-1	8	1. 23	1.68-1	7000.0	2	18000.0	
	7 TO 18 TEMPERATI S/N	GAIN	31.50	31. 93		30.62		32. 91	33. 10	33.38	3 6	33.36	33. 13	32, 91	32, 61	32. 41	36. 37	32 38	32,35	32.01	31.46	31. 89	32.32	31.13	32 14	32.02	31.34	31. 48	32. 27	31.05	30. 59			-	
1977		VSWR	1.49	1. 42	5 6	1. 63	1. 16	1.16	1. 16	1. 15	1 1 0 0	1.02	1. 10	1. 22	1. 33	1.39		1. 17	1.08	1.01	1.05	1. 09	1. 14	10	1 25	1.26	1.20	1. 13	1.03	1. 10	1. 20				
NOV 22, 1		FREG	7000.0	7333.3	1000	8333.3	8666.7	9000.0	9333.3	10000	10333 3	10666. 7	11000.0	11333.3	11666. 7	12000.0	13000	13333 3	13666. 7	14000.0	14333.3	14666. 7	15000.0	15666 7	16000.0	16333.3	16666. 7	17000.0	17333. 3		18000.0	LINEAR-	IZATION	RANGE	
																								٠											
		ND1SE F16	7 4	;		9.6					0.9							6.5													7.5				
		1 DBPWR DBM	12.4	*:		14.4					15.2							15.3													15.7				
		VSWR		93	1, 01	1.02	1.03	1.00	0.0	1.09	1.14	1.19	1. 25	1. 34	1. 45	1.65	1.56	1.51	1. 42	1.35	4.6	1 1	1.11	1.18	1.19	1. 24	1.24	. 23	1. 22	1. 20	1. 15				
		150L DB		83.81	84.74	78. 42	94. 49	91.25	90.60	87.01	92.73	92. 12	82.90	89.04	77. 27	77.95	91.78	80.97	80. 92	79.51	83.05	04 6	90. 42	84.55	89.14	78.55	85.79	77.67	78.36	74. 20	72.26				
	AMPLIFIER TEST 01	PHASE	:	146.39		-	62. 99	-76. 43	6 42	129.	94	-39. 12		26		30. 79	140.69	13.	117	114. 79	-14.76	147. 11	-44. 70	-174.59	56.	-74.	-	18	112	112	-169.64				
	3,3	FLAT		1. 36	33			1. 48	9 0	- 66	8		- 71-	- 64	1	59	32	. 05	- 19-	71	. 4		12	.11	. 18	. 42	. 54	9	- 61-	. 37	1 18		7000	18000	
	ERATI S/N	CAIN			02	39	47	. 87	200	38	39	1. 26	10	03	38	14	5.06	2.33	2.58	3 10	200	27	2 26	2.27	2.20	1.96	1.84	1. 78	1.77	5.01	20 20				•
	TEMP	CA1		5 6	32	35	35	3 3	3 6	3 8	8	8	ä	ë	e c	5 6	Ö	Ö	ö	ö	ň ì	'nċ	'n	'n	ñ	n	n	n	0	ñ	n n				

7000. 0 7333. 3 7666. 7 8000. 0 8333. 3 8666. 7 9333. 3 9466. 7 10000. 0 11333. 3 11666. 7 11666. 7 11666. 7 11666. 7 11666. 7 12000. 0 13333. 3 1366. 0 14333. 3 14666. 7 15000. 0 15333. 3 16000. 0 15333. 3 16666. 7

A-2

	FREG	7333.3	7666.7 8000.0 8333.3	9000.0	10000	10333	11333	11667.	12667.	13333	13667.	14333.	15000	15333.	15667.	16000.	16667.	17000.	17333	18000.
	NOISE	5.7	8.8		5.1					2.6										6.2
	108PWR DBM	13.2	12.6		13.7				:	14.0										12.5
	VSWR	1.08	1.36	1.57	1. 37	1. 19	1. 12	1.10	1.05	1. 01	1.24	1. 42	1.54	1.79	1.69	1.38	1.59	1.99	0 0	3.02
	1SOL DB		85. 23 86. 60																	
AMPLIFIER TEST 02	PHASE	-46. 71 155. 71	4. 73 142. 14 75. 89	156.35 19.82	115.86	-24. 66 156. 85	72.06	173.83	147. 13	19. 71	122.08	129. 25	-27 20	152.64	74. 51	175 81	43.80	80 .68	-5 41	137. 16
GHZ AMPL TURE TEST N 02	FLAT	25	98.3	34 -64. 89 156. -1. 09 19.	-1.35	-1. 21-	2, 95	- 35	10	. 35	- 01	- 6	89.00	36-	. 87	. a	1.24	1. 24	33	2. 19-
7 TO 18 CHZ TEMPERATURE S/N	CAIN		34. 64																	
1977	USWR	1.53	1.33	1.15	1. 16	0.10	1. 11	1.37	1.35	1. 27	1. 10	1.03	1. 07	1.20	1. 26	1.33	1.28	1. 21	1.04	1.17
NOV 22.	FREG	7333.3	7666. 7 8000. 0 8333. 3	9000.0 9333.3	100000 0	10333.3	11333.3	11666. 7	12666. 7	13333.3	13666. 7	14333.3	15000.0	15333.3	15666. 7	16333.3	16666. 7	17000.0	17666 7	18000.0*
	NOISE FIG	5.4	5.1		9.6					0.9										8.9
	1DBPWR DBM	13.6	14.4		15.0					14.6										15.8
	VSWR	1.05	2282	11.1	1. 14	1.26	1. 34	1.55	1.55	1. 50	1, 35	1, 15	1.03	1.16	1. 17	1.24	1. 23	1.24	1.21	1.08
	ISOL			91. 25 82. 16		86. 78 81. 37														
PLIFIER ST 1	PHASE	92 -50.07 28 153.50	02 2.38 28-145.20 36 73.65	153.77	103.40	- 75-162.00	-63.37	26 168.23	152.58	24.84	126. 46	134. 13	-31 25	25-160.93	71. 49	169.06	34.97	-94.83	131. 10 -8 17	
GHZ AMPL TURE TEST N 01	FLAT	28.	98.88	-1.98	-1. 14-120.	2. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7.	64	55	41 152.58	- 12-104.	70 126.	02-134.	- 08	25-	31	74	. 89	2	. 63	1. 36-
7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 01	CAIN		34. 23																	
1977	VSWR	1.54	1.36	1.28	1.33	1.32	1.15	1. 41	1.28	1. 16	1.17	1. 23	1. 21	1.07	1.03	1.04	1.04	- i	-i -	i -i
NOV 22.	FREG	7333.3	7666. 7 8000. 0 8333. 3	9000.0 9333.3	9666. 7	10333.3	11333.3	11666. 7	12666. 7	13000.0	13666. 7	14333.3	15000 0	15333.3	15666. 7	16333 3	16666. 7	17000.0	17666 7	18000.0

A-3

	MATCH GAIN PHASE FREG DG12 DP12	7333.3 . 29 -2; 2 7666.7 . 09 -2; 2 8333.3 . 14 -2; 1 8666.7 . 26 -4; 8 7666.7 . 06 -5; 2 10000 14 -3; 1 7666.7 . 06 -5; 3 10000 19 -6; 8 11000 20 -1; 1 12667 64 -6; 5 13333 12 -6 13667 64 -6; 5 13667 64 -6; 5 13667 64 -6; 3 14667 64 -6; 3 16600 32 -7; 1 16600 32 -7; 1 16600 32 -1; 1 17667 41 -4; 4 16607 34 -4; 4 17700 38 -8; 5 16667 34 -4; 4 17700 38 -8; 5 16667 34 -4; 4 17667 34 -8; 5 17667 34 -4; 4 17667 34 -4; 4 17667 34 -4; 4 17667 34 -8; 5 17667 34 -4; 4 17667 35 -1; 1
	NOISE	
	VSWR	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
	1SOL DB	111 90 111 11 11 11 11 11 11 11 11 11 11 11 1
MPLIFIER EST 02	PHASE	9.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
SHZ A	FLAT	
7 TO 18 (TEMPERATION)	GAIN	88888888888888888888888888888888888888
1977	VSWR	* 258443333334669346666666666666666666666666
NOV 22, 1977	FREG	73333 3 8666.7 93333 3 9666.7 9666.7 9666.7 9666.7 11000.0 10000.0 100
	NOISE FIG	
	VSWR	4.1000040614141414141414141414141414141414
	TSOL	91. 70 81. 41 82. 44 86. 524 86. 524 86. 524 86. 524 87. 52 88. 53 88. 53 88
AMPLIFIER TEST 01	PHASE	1. 16 137 48 1. 7 13 54 1. 16 137 48 1. 7 13 54 1. 18 18 18 52 1. 18 18 18 52 1. 18 18 18 52 1. 18 18 18 18 18 18 18 18 18 18 18 18 18
18 GHZ AN RATURE TE S/N (FLAT	1.16 137. 7.71-133. 7.71-133. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-16.137. 7.71-17. 7.
7 TO 18 CHZ TEMPERATURE S/N	GAIN	88888888888888888888888888888888888888
1477	VSWR	***************************************
NOV 22, 1977	FREG	7333.3 7666.7 8006.7 8006.7 9006.7 9006.7 9006.7 10066.7 11066.7 11066.7 11066.7 11066.7 11066.7 11066.7 11066.7 11066.7 11066.7 11066.7 1106.0 1106.

A-4

NOV 22, 1977	7 TO 18 GHZ AMPLIFIER	TEMPERATURE TEST	S/N 02
	18 GHZ AMPLIFIER	ERATURE TEST	S/N 01

	MATCH	GAIN PHASE DG12 DP12	34 -4.4	15 -3.6		. 18 -4.3		. 38 -6. 4					028.3	30 -8.1		38 -7.8	52 -8.2		6 - 69 -	- 20	13 - 6	7. 7.	000	47 -5 4	- 35 -10	16 -14.	. 44 -6.7	34 -7.1	25 -8.5		. 10 -8.9	36 -6. 4	9.6- 99.	. 24 -20.			
		FREG	7000.0	7333.3	7666.7	8000.0	8333.3	8666.7	9000.0	9333.3	9666. 7	10000	10333.	10667	11000.	11333.	11667.	12000.	12667.	13000.	13333	13667.	14000.	14333.	15000	15333	15667	16000.	16333.	16667.	17000.	17333.	17667.	18000.			
		NOISE	7.1			9.9						7.0								7.7													,	8.7			
		108PWR 08M	12.1			12.7						13.5								14.0														12.5			
		VSWR	1.07	1.21	1.36	1. 52	1.58	1. 63	1.59	1.50	1.38	1.26	1. 18	1.14	1. 12	1. 12	1. 13	1. 12	1.08	1.01	1. 10	1. 22	1. 33	1. 46	2 6	1.86	1. 73	1.38	1. 32	1.61	1.98	2.13	2.58	3.47			
		1SOL DB	93. 52	86. 42	84.04	79.47		90.79	88. 71	84.80	86.44	94.84	110.88	85.04	87.03	89.00	82. 42	93.47	97.05	80.50	81.17	81.00	81. 71	22.78	200	94.24	79.41	75.37		78.35			66.39	75. 58			
PLIFIER	2 2	PHASE	-67.41	135. 26	-15.84	77-163.30	54. 13		133.94	-3.74	139. 66	83.34	-50.60	176.25	43.92	-87. 61	143.90	14.91	116.74	-13.17	143.80	86. 16	40.02	05 42 02	-65 7B	167.38	31. 69	100 16	126.99	7	45	77.74	-60.99	165.30			
7 TO 18 GHZ AMPLIFIER	TURE TES	FLAT	1. 73	1. 25	1. 20	-77	. 64	. 30	12	43	- 80-139.	- 79	- 86			- 20	26		42	- 26		- 16	. 09 -40.			. 32	. 23	37-100.		8	T		89	1. 12	7000.0	18000.0	
7 TO 18	TEMPERAT	GAIN	26. 56	27.04	27.09	27. 52	27.65	27.99	28. 41	28, 73	29. 10	29.09	29.16	29. 21	29.04	28. 79	28. 22	28. 29	28. 72	28.86	28. 51	28. 46	12	20 00	28 80	28. 62	28.06	28. 67	28.58	27.99	28. 25	28. 92	27. 61	27. 16		31	
1477		VSWR	1. 52	1.47	1.35	1.25	1. 18	1.15	1.15	1.17	1. 18	1. 19	1.15	1.07	1.04	1.17	1. 29	1.34	1. 26	1. 19	1. 13	1. 10	9 0	200	1 09	1.15	1. 21	1.27	1.30	1. 24	1. 16	1.04	13	1. 25			
NOV 22,		FREG	7000.0	7333.3	7666.7	8000.0	8333.3	8666. 7	9000.0	9333.3	9666. 7	10000.0	10333.3	10666. 7	11000.0	11333.3	11666. 7	12000.0	12666. 7	13000.0	13333.3	13666. 7	14000.0	14666 7	15000.0	15333.3	15666. 7	16000.0	16333.3	16666. 7	17000.0	17333.3	17666. 7	18000.0	LINEAR-	RANGE	
		NOISE FIG	9.1			6.7						7.3								6.7													0 3	2.			
		1DBPWR DBM	12.8			13.8						10.0								15.0		•												1.61			
		VSWR	1.07	1.04	1.01	1.02	1, 03	1.02	1.00	1.04	1.08	1, 13	1, 18	1.25	1.34	1. 44	1.55	1, 63	1.54	1. 49	1. 41	1.33		1 6	1.13	1. 22	1, 25	1.29	1. 29	1. 27	1. 21	1. 17	1. 13	1.08			
		ISOL DB		82.05																			82. 42		89. 19		88. 26			80.90			75.72				
PLIFIER	T 1	PHASE	-71. 78		-19.55	62-167.63	49.98			-10, 73		76. 28	-58.86	58 168 13	35. 50	-95.37	29 135.73	~	115.88	-12.96	144. 40	86. 87		54 40	-76.03	153.31	25.00		00 118.45	-17		71. 35	-70.55	145. 11			
GHZ AM	TURE TES	FLAT	2. 10	1. 43 131.	1.04	- 62-	. 42	- 04	- 34 129.	- 64	80-14 6 .		- 81	- 58		60 .	. 29	. 72	5	03 -12.	31-144.	. 84	. 55 -43	2011/0			17	8	8	8	- 01-	. 23		. 42	7000.0	18000.0	
7 TO 18 CHZ AMPLIFIER	TEMPERAT	GAIN	26. 22	26.89	27.28	27.70	27.90	28.37	28.67	28.97	29. 14	29. 18	29.14	28.92	28.91	28. 42	28.03	27. 60	28.03	28.36	28. 64	29. 17	28.89	2 2	28 45	28. 46	28.50	28.33	28.34	28.33						•	
1977		VSWR	1.52	1.54	1.47	1.38	1.30	1.26	1.26	1.30	1. 34	1.36	1. 31	1. 21	1.14	1. 22	1.33	1.35	1.18	1.08	1. 11	1. 19	1. 23		1 16	1.08	1.03	1.03	1.03	1.08	1. 10	1. 12	1. 13	1. 11			
NOV 22,		FREG	2000.0	7333. 3	7666.7	8000 O	8333.3	8666. 7	9000.0	9333. 3	9666. 7	10000.0	10333.3	10666. 7	11000.0	11333.3	11666.7	12000.0	12666. 7	13000.0	13333.3	-	14000.0	30.00	15000 0	15333.3	15666. 7	16000.0	16333.3		17000.0	17333.3	17666. 7	18000.0	LINEAR-	RANGE	

NOV 22, 1977

		MATCH GAIN PHASE DG12 DP12	4 - 21 -2 4	- 00 -1 6	32 -1 8	0 0- 00	3 - C- BE	50 -4 4	36 -2 7	. 33 -4. 9	. 11 -5.1	15 -4.7	. 02 -5.7	22 -5.6	05 -5.9	30 -5.1	45 -5.3	- 69 -3.5	60 2.6	34 4.0	. 32 2.8	. 88 3.9	. 85 . 3			23 -6.7		1 12 -3.1		61 -6 7						
		FREG	7000.0	7333. 3	7666.7	8000.0	8333 3	8666. 7	9000.0	9333.3	9666. 7	10000	10333.	10667.	11000.	11333.	11667.	12000.	12667.	13000.	13333	13667.	14000.	14333.	14667	15000.	15647	16000	16333	16667.	17000.	17333.	17667.	18000.*		
		NOISE	7.8	2		7 3	?					7.8								9.8											9.6		,	6.6		
		108PWR DBM	12.1			12.7						14.0								14.0		•												12.6		
		VSWR	1 06	1 20	1 36	1.5		1.63	1.60	1.51	1. 39	1.27	1.18	1.15	1. 13	1.13	1.13	1. 12	1.08	1.01	1. 11	1.24	1. 35	1. 49	000	2 6	1 68	1.35	1.35	1.67	2.05	2.16	2.72	3.66		
		ISOL	91.65	83 02	78 49	79 15	87 90	82.87	84.82	83.50	92, 58	85.52	81.67					81.05	93.24	82.03	79. 17	96. 41	83. 61	88.97	101.70	92 17				77.94	80.83	87.96	75. 43	68.34		
	PLIFIER ST	PHASE	-74. 44		-22.96	96-170.95	44	-94	125, 94	32 -11.99	148.20	74.48	-59.75	166.79	34, 37	-97. 60	133, 45	က	104.45	-25, 44	23-156. 16	73. 67	-52. 91	1/4. 62	20.00	152.47	16. 58	50-115.93	47 110, 44			59, 36	-79. 24	146. 57		
	CHZ AM TURE TE	FLAT	2.07		1. 46	-96	84	46	.01 125.	- 32	73-148.	75 74.4	- 86	- 83	73	- 53	. 31	- 01	47	- 58	. 23	- 50	0.0	9 8	43 1	. 48	07	- 50-	47	. 27	08-159.	- 69	91	. 11	7000. 0 TO	18000.0
	7 IO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 2	GAIN	24.39	24.89	25.00	25. 49	25 62	26.00	26.45	26. 79	27.20	27. 21	27.32	27, 35	27. 20	27.00	26. 78	26.48	26.94	27.04	26. 69	26. 67	26. 41	26.08	27 - 10	26.95	26.39	26.97	26.94	26. 19	26. 55	27. 16	25.86	25. 69		18
1411		VSWR	1, 55	1 50	1.37	1.26	1 19	1.16	1.16	1.19			1.17		1.02	1. 15	1. 25	1. 28	1. 23	1. 18	1, 15	1. 13	2 5	1.0	3 5	1.17	1. 23	1.28	1.30	1. 24	1. 15	1. 07	1. 17	1. 29		
NOV 22, 1977		FREG	7000.0	7333 3	7666.7	8000	8333 3	8666. 7	9000.0	9333. 3	7666. 7	10000	10333.3	10666. 7	11000 0	11333.3	11666. 7	12000.0	12666. 7	13000.0	13333, 3	13666. 7	14000.0	14553.3	15000	15333, 3	15666. 7	16000.0	16333, 3	16666. 7	17000.0	17333.3	1/666.7	18000.0	LINEAR-	RANGE
		NOISE	8.1			7.6	:					8.0								8.6										7 0	7.6		, 01	10.1		
		10BPWR DBM	13.0			14.1						14.7								15.0	•												3 31	0.0		
		VSWR	1 07	1 04	1 01	1 02	100	1.03	1.01	1.03	1.08	1.14	1.19	1.26	1.36	1.46	1.57	1.64	1.55	1.48	1. 40	1. 31	1.20	1.0	1. 1	1.23	1.25	1.29	1.29	1.27	1. 20	1. 15	1. 11	1.0/		
		150L DB	102 62		79 44	88 62		84.86		88.86				83.50					91, 53	81.65			82.17	85.34	11.04	88 32		82.04	80, 81	76.04	77.05	92.58	94. 29	81. 68		
	LIFIER ST	PHASE	-74 B1	20	-24 72	84-173 19	44 14	-98 44	123, 23	-16.90	153.34	69.75	-65.44	-, 50 161, 19	28.50	102.67	29 128 14	. 07	107.09			77. 59	-52. 61	173.50	40.00		13.47	22-119.15	105.98			26. 82	-86. 03	129. 68		
7 TO 18 CHZ AMPLIFIER	GHZ AMF URE TES	FLAT	44 6	74	1 30 - 24	84-	70	12.0	- 17 123.	- 49	- 68-153.	74	71	- 50	52	06-102.	. 29	. 83	.29 107.	- 07	38-153.	- 45	- 63	49 173.		1 20	- 37	- 22-	27 105.	17	24-165.	41	10	. 71	7000.0	18000.0
	EMPERAT	GAIN		24 88	25 32	25. 78	25.70	24 50	26 80	27. 12	27. 31	27.37	27.34	27, 13	27.15	26.69	26.33	25.79	26.33	26. 71	27.01	27. 55	27. 26	27. 12	27.07	24 92	27 00	26.85		26.80	26.87	27.04	26. 73	25. 91		7
1977	~-	VSWR	5	7 2 2	1.01	200	000	1.30	1 28	1.32	1.37	1.39	1.34	1. 23	1.14	1.22	1.31	1.31	1.14	1.05	1. 12	1. 20	1.25	1. 26	1. 22	1.15	1	1.02	1.04	1.07	1, 11	1, 14	1, 13	1, 15		
NOV 22, 1		FREG	0 0002	1000	7444	0000	0.000	8666 7	0 0006	9333.3	9666. 7	10000	10333.3	10666. 7	11000.0	11333.3	11666. 7	12000.0	12666. 7	13000.0	13333.3	13666. 7	14000.0	14333.3	14666. 7	15333 3	15666 7	16000.0	16333.3	16666.7	17000.0	17333.3		18000.0*	LINEAR-	RANGE

A-6

* Bad Data

MATCH GAIN PHASE DG12 DF12	60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
FREG	7000.0 7333.3 7666.7 8000.0 8333.3 8666.7 9000.0 10000.1 10000.1 11667.1 12000	
NOISE		
1 DB PWR DBM		
VSWR	200 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
ISOL	78.87 78	
7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N GAIN FLAT PHASE DB DB DEG	1. 51 - 59, 69 1. 03 143.00 99 - 7, 86 1. 03 143.00 99 - 7, 86 1. 03 143.00 1. 03 143.00 1. 03 143.00 1. 03 143.00 1. 03 143.00 1. 03 15.28 1. 03 15.18 1. 03 15.18 1. 143.37 1. 03 15.18 1. 03 15.18 1. 143.37 1. 143.37 1. 03 15.18 1. 03 15.18 1. 143.37 1. 03 15.18 1. 03 15.18 1. 143.37 1. 143.37 1. 03 15.18 1. 03 15.18 1. 03 15.18 1. 143.37 1. 173.41 1. 174.33 1. 174.34 1.	
GHZ AM TURE TE N O FLAT DB	1. 51 1. 51 1. 53 1. 54 1. 13 1. 54 1. 14 1. 56 1. 14 1. 56 1. 14 1. 56 1. 14 1. 56 1. 14 1. 14 1. 14 1. 17 1.	
7 TO 18 (TEMPERATUS/N) S/N	8 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	
VSAR IN	248884422224777788848884884884884884884884884884884	
NOV 22, 1977 FREG VSA	7000. 7333. 8666.7 8666.7 9300.0 9300.0 9300.0 9666.7 10000.0 11000.0	
NOISE		
1DBPWR DBM		
VSWR	44444444444444444444444444444444444444	
ISOL	\$ E B B B B B C C C B B C C C B B B B B B	
7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 01 GAIN FLAT PHASE DB DB DEG	27 139 95 8 8 7 11 26 8 8 7 11 26 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	
CHZ AN TURE TE N FLAT DB	1. 96 -63 1. 27 139 1. 27 139 1. 27 139 1. 27 139 1. 23 138 1. 23 138 1. 23 138 1. 24 -48 1. 25 179 1. 30 128 1. 30 128	
7 TO 18 (TEMPERATUS/N S/N GAIN F	7. 8. 8. 8. 8. 8. 8. 8. 8. 8. 8. 8. 8. 8.	
VSWR IN	2 2 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
NOV 22.	7000 7333 3 3 8666.7 7 8666.7 7 1000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	


APPENDIX B

Data on the Four 7 to 18 GHz Amplifiers which were added onto the contract. Phase Matching was not required.

566 8552M 58 37

5/11/37

FREQ	USMR	GHIM	FLHI	PHHSE	PHASE	150L	USMR	DEFUR	1015E
MHZ		DВ			DEU		UUT	DBM	FIL
				•					
7000.0	1.23	29.62	1.09	-89.39	67.99	88.87	1.18	15.6	6.8
7250.0	1.51	30.21		152.25	48.44	83.19			0.0
7500.0	1.68	36.49	.22	39.56	34.54				
7750.0	1.72	36.55	. 16	-71.28	22.50				
	1.65	36.65	. 67	179.38	11.96	84.89 91.19	1.10	15.8	6.3
8250.0	1.57	36.75	663	74.28	5.67	95.55	1.13	13.0	0.5
8500.0	1.51	31.68	29	-30.61	46	111.73	1.14		
8750.0	1.46					86.05			
	1.39	31.49	76	189.89	-11.31	91.16	1.13		
9250.0	1.30	31.83	-1.16	16.21	-17.19	86.33	1.15		
9500.0	1.21	31.85	-1.18	-MA MA	-21.43	92.30	1.21		
9750.0	1.15					91.05			
10000.0	1.13			70.47			1.41	15.4	6.3
10250.0	1.11			-29.43					0.0
10500.0	1.08			-128.32					
	1.22					89.40			
	1.47	01.17	4 .4	01 04		82.45	1.67		
11250.0	1.78	01.47	- 56	-64 66	204 00	72 50	1.64		
11500.0	2.09	00.00	- 600	-140 55	104 70	76.59	1.64		
	2.30	00.11	15.	100.00	100.10	60.40	1.01		
12000.0	2.31	00.07	24	100.00	-16 15	60.00	1.00	15.8	7.5
	2.29	00.01	- 37	_0.00	-40.74	74.41	1 61	13.0	7.5
12500.0						92.72			
	1.33			-170.45 86.35			1.73		
13000.0	1.04	30.30	1.04	-7.13	1 .6	60.00	1.69		
13250.0	1.24	30.58	19-	-101 62	1.40 5.40	02.00			
13500.0		30.70	6.0	150 00	0.40	86.68 89.58	1.04		
	1.54		.02	108.66	4.43	84.82			
13750.0 14000.0	1.73	30.82				95.44		16.4	0.0
14250.0	1.74	30.98	20	-30.77	0.00	90.44	1.40	16.4	8.0
14500.0	1.61	30.53	16	130.56	11.96	90.64 93.78	1.13		
14750.0	1.42	30.64	6.7	32.69	11.70	102.98			
15000.0	1.31	30.94		-66.46	10 51	93.15	1.27		
15250.0	1.37	30.77	- 62	-165.89		104.07			
	1.49	29.94	7.04	97.65		84.26			
15750.0	1.58	30.01		1.67	16 44	100.58			
				-97.73				16.0	0.0
16000.0 16250.0	1.55	30.60		162.44	16.44 15.40	84.99 74.43	2.37	16.9	8.8
16500.0	1.36	31.67		62.64			2.10		•
16750.0	1.23	30.94		-40.99			1.99		
17000.0	1.25						1.75		
		30.34		-142.96					
17250.0	1.48	29.94		110.82		74.58 72.95			
17500.0 17750.0	1.52	29.88 29.83		-92.56			1.39		
18000.0	1.47	28.90		159.86		66.42		15.0	0 7
10000.0	1.47	20.70	1.01	107.00	-10.00	00.42	1.17	15.2	8.7
LINEAR-			7000.0		7000.0				
IZATION			70		10				
RANGE			18000.0		8000.0				
KULLE			(2000.0		19000.0				



SF6-USSZ FINAL TEST S/N 38

FREQ NHZ	USIAR IN	DB GHIN	FLAT DB	PHASE DEG	PHASE DEV	.150L	USHR OUT	1DBPWR DBM	NOISE
7000.0 7280.0 7400.0	1.39 1.39 1.46	30.35 36.35 36.28	18	74.23 -26.27 -123.86	69.89 54.56 42.15	119.73 87.85 83.46	1.06 1.05 1.64	11.0	6.3
7690.0 7890.0 8890.0	1.48 1.46 1.44	30.54 30.57 30.70	37 39 52	139.12 -45.10 -48.60	12.90	86.90 88.19 100.51	1.04° 1.06 1.08	11.8	6.2
8200.0 8400.0 8600.0	1.38 1.31 1.25	30.88 30.87 30.86	69 69			88.38 86.87 98.92	1.12		
8800.0 9000.0 9200.0 9400.0	1.21 1.17 1.15 1.13	30.77 30.74 30.91 30.81	57- 74	-142.95 128.17	-12.58 -15.54 -19.24 -21.73	83.07 85.66 88.42	1.22	12.2	6.2
9600.0 9800.0 10000.0	1.12	30.73 30.73 30.79	56 62-	-46.58 -134.34	-23.63 -26.19 -25.92	79.84 97.09 82.54 88.69	1.30 1.29 1.30 1.29	12.0	6.5
10200.0 10400.0 10600.0	1.05 1.06 1.07	30.63 30.61 30.43	44 26	-53.72 -31.67	-27.76 -27.95 -27.49	81.44 79.02 78.35	1.26	12.0	
10800.0 11000.0 11200.0	1.14	30.24 29.98 29.77	66 .19	157.76		83.14 79.67 86.26	1.17	12.4	7.5
11400.0 11600.0 11800.0	1.41 1.48 1.51	29.61 29.52 29.68	.56 .64- .49	-91.72 172.65 103.19	-22.10 -17.85 -16.84	81.03 88.03 83.32	1.14 1.13 1.11		
12000.0 12200.0 12600.0	1.52 1.47 1.42	29.76 30.49 30.14	32 92	-60.45 133.52	-5.78	93.92 80.68 90.78	1.11	13.2	7.6
12800.0 13000.0 13200.0 13400.0	1.40 1.44 1.49 1.54	30.18 30.10 30.07 29.97	.06 .09-	49.30 -34.52 -117.61 157.07		95.89 84.38 82.16 90.42	1.20 1.25 1.29 1.32	12.3	7.3
13600.0 13800.0 14000.0	1.55 1.55 1.57	29.83 29.85 29.86	.33 .32	75.32 -7.89 -90.72	1.93	89.30 89.95 89.83	1.32	13.4	7.3
14200.0 14400.0 14600.0	1.57 1.56 1.56	29.73 29.75 29.95	.43-	-171.87 103.20 21.42	16.29 16.54 13.96	92.91 90.64 87.99	1.23		
14880.0 15880.0 15280.0	1.47 1.43 1.35	29.94 30.01 30.14	.16- .62	-61.54 -146.71 129.67	16:20 17:76	84.69 80.87 93.32	1.10 1.17 1.24	13.7	7.4
15400.0 15600.0 15800.0	1.29 1.26 1.24	30.16 30.18 30.37	61	44.17 -39.92 124.62	18.53 19.61	85.84 94.88 84.51	1.33 1.38 1.40		
16000.0 16200.0 16400.0 16600.0	1.26 1.30 1.39 1.42	30.41 30.54 30.74 30.44	36 56	149.15 62.95 -24.76	16.94 14.42	85.24 78.76 79.13 82.98	1.44 1.43 1.38 1.29	14.0	7.8
16800.0 17000.0 17200.0	1.45	30.34	17	159.28 71.44 -19.18		76.83 75.25 75.74	1.24	13.1	7.9
17400.0 17600.0 17800.0	1.69 1.69 1.72	29.50 29.15 28.78	.67- 1.62	-109.66 161.12 69.66	-4.56 -8.59	74.36 74.59 78.27	1.23 1.34 1.39		
18000.0 LINEAR-	1.74	27.99		-25.20		67.31	1.40	12.0	8.3
IZATION RANGE			10 18000.0		10 18000.0				

SF6-0882 FINAL TEST S/N 39

FREQ MHZ	VSWR IN	GAIN DB	FLAT DB	PHASE DEG	PHASE	I SOL DB	VSWR OUT	1 DBPWR DBM	NOISE FIG
7000. 0 7250. 0 7500. 0 7750. 0	1. 71 1. 75 1. 68 1. 57	28. 84 28. 82 28. 91 28. 83		51.85 -73.56 161.87 43.91	67. 31 49. 37 32. 26 21. 77	78. 28 78. 08 86. 19 81. 84	1.30 1.30 1.30 1.30	12.6	7.2
8000. 0 8250. 0 8500. 0 8750. 0	1. 44 1. 31 1. 22 1. 20	28. 92 29. 06 29. 09 29. 19	78 92 95	-75. 17 170. 28	10. 14 3. 05 -4. 88	85. 26 81. 69 85. 76 81. 32	1. 31 1. 30 1. 24 1. 17	10.1	7.2
9000. 0 9250. 0 9500. 0 9750. 0	1. 19 1. 17 1. 11 1. 03	29. 36 29. 36 29. 38 29. 43	-1. 22- -1. 22 -1. 24	169.63	-14. 46 -19. 38 -22. 55	91. 45 82. 80 92. 01 80. 86	1. 10 1. 07 1. 09 1. 12	12.0	7.2
10000. 0 10250. 0 10500. 0 10750. 0	1. 07 1. 19 1. 34 1. 49	29. 26 29. 05 28. 64 28. 28	-1, 12 91 50-	105. 44 -3. 06 -111. 36 142. 11	-29. 57 -30. 61 -31. 44	90. 90 77. 65 89. 44 84. 19	1. 16 1. 18 1. 19 1. 19	11.8	7.2
11000. 0 11250. 0 11500. 0 11750. 0	1. 61 1. 70 1. 73 1. 71	27. 84 27. 46 27. 15 27. 11	. 29 . 67 . 98-		-29. 74 -25. 88 -22. 18	78. 53 81. 22 89. 90 86. 28	1. 21 1. 24 1. 23 1. 21	10.8	8.6
12000. 0 12250. 0 12500. 0 12750. 0	1. 64 1. 53 1. 39 1. 26	27. 02 26. 98 26. 92 27. 03	1. 11 1. 15-	-18. 66 -122. 50 134. 83 30. 42	-14. 00 -10. 37 -5. 59	89. 64 78. 37 88. 74 84. 99	1. 18 1. 16 1. 15 1. 18	13.4	8.6
13000. 0 13250. 0 13500. 0 13750. 0	1. 15 1. 11 1. 20 1. 32	27. 10 27. 25 27. 37 27. 46	1. 03 . 88- . 76	-72. 32 -178. 46 -78. 76 -26. 95	2. 15 3. 48 8. 16 9. 90	84. 47 96. 76 84. 73 90. 68	1. 21 1. 23 1. 22 1. 21	11.7	7.3
14000. 0 14250. 0 14500. 0 14750. 0	1. 43 1. 51 1. 55 1. 54	27. 58 27. 44 27. 46 27. 40	. 55- . 69 . 67	-131. 94 120. 57		99. 03 85. 12 92. 96 86. 75	1. 25 1. 29 1. 32 1. 32	12.4	7.3
15000. 0 15250. 0 15500. 0 15750. 0	1. 50 1. 40 1. 31 1. 24	27. 50 27. 71 27. 81 27. 99	. 63 . 42 . 32	166.66	20. 80 20. 78 21. 97 20. 73		1. 28 1. 21 1. 15 1. 26	11.0	7.6
16000. 0 16250. 0 16500. 0	1. 18 1. 21	28. 08 28. 14 28. 14	. 05 . 00 . 00-	96. 27 -13. 33 -125. 01	20. 23	78. 75 94. 14 77. 69	1. 39 1. 50	13.6	8.0
17000. 0 17250. 0	1. 10 1. 13 1. 20	28. 58 28. 57 28. 39	44 43- 25	12. 47 -103. 02 139. 63	6. 26 -1. 76 -11. 65		1. 48 1. 41 1. 18	14.4	7.9
LINEAR-		27. 48		-101. 35		69. 29		13.6	8.3
RANGE		1	8000. 0		18000.0				

SF6-0882 FINAL TEST S/N 40

FREQ MHZ	VSWR IN	GAIN DB	FLAT DB	PHASE	PHASE	ISOL	VSWR OUT	1DBPWR DBM -	NOISE FIG
7000. 0 7250. 0	1.71 1.81	28. 73 28. 40	25 . 07	56. 07 -70. 49	60. 51 41. 76	85. 92 90. 74	1.02	10.6	6.1
7500. 0	1.80	28. 18		166. 33	26.39	86. 02	1.16		
7750. 0	1.70	28.09	. 38	50.70	18. 57	83. 18	1.19		
8000.0	1.57	28. 24		-65. 97	B. 70	88. 31	1.19	12.2	6.0
8250: 0	1.45	28. 60.		178.69	2.16	88. 63	1.17		
85 00. 0	1.35	28. 81		62.75	-5. 95	91.77	1.16		
87 50. 0	1. 31	28. 92			-12.07	97.02	1.16		
9000.0	1.31	29.09		-162. 29		85. 97	1. 16	13.5	5.9
9 250. 0	1.33	29. 03			-20. 17	88. 02	1. 16		
9 500. 0	1.36	29. 01			-22. 54	87. 46			
9750.0	1.38	29.05		-135. 47		90.09	1.11	120	6.0
10000.0	1.39	28. 92		114. 51		79. 19	1. 11	13.8	6.0
10250.0	1.35	28. 80		6. 91		85. 52	1. 14		
10500.0	1.28 1.18	2860		-100. 91	-27. 14 -25. 39	98. 38 80. 62	1. 19		
10750. 0 11000. 0	1. 13	28. 43 28. 20			-24. 55	81.45	1. 23	15.0	6.3
11250.0		28. 04			-21.35	81. 44	1. 22	13.0	0.0
11500.0	1. 34	27. 80	**		-18. 17	80. 69	1. 23		
11750. 0		27. 85	. 62		-13. 90	89. 43	1. 26		
12000.0	1. 57	27.77			-10.09	90.05	1. 31	14.6	7.3
12250. 0	1.63	27. 87		-114.62	-6.19	81. 88	1. 35		
12500.0	1.67	27. 93		141.53	-2. 24	85. 45	1.38		
12750. 0	1.65	28. 17	. 30		. 30	89.40	1.41		
13000.0	1.58	28.30	. 17	-68.30	3. 54	82. 17	1.45	14.0	7.2
13250.0	1.49	28.39	. 08-	-175.39	4. 26	91.10	1.45		
13500.0	1.47	28. 41		80. 98		93. 07	1.40		14 1
13750. 0	1. 47	28. 46		-24. 55	10.70	90.40	1.30		
14000.0	1.48	28. 61		-130.06	13. 00	91.49	1.17	15.1	7.2
14250. 0	1.52	28. 59		122.60	13. 47	92. 02	1.06		
14500. 0	1. 59	28. 63		17. 41	16.08	93. 30	1. 11		
14750. 0 15000. 0	1.62	28. 42		-89. 80 165. 58	16.69	87. 64	1. 24	15.2	7.5
15250. 0	1. 68 1. 68	28. 45 28. 55	07	58. 37	19. 87 20. 46	88. 49 82. 37	1.36	13.2	7.5
15 500. 0	1.62	28. 65		-48. 57		77. 42	1. 45 1. 51		
15750. 0	1. 46	28. 86		-156. 46	21. 25	82. 60	1.61		
16000.0	1.30	29.07		94.66	20. 18	82. 97	1. 66	15.6	8.0
16250. 0	1. 19	29.02		-15. 98	17. 34	79. 78	. 1. 65		
16500.0	1.14	28. 98		-128. 40	12. 73	76.76	1. 52		
16750.0	1.07	29.03	55	120.16	9.09	91.36	1.35		
17000.0	1.08	29.04	56		2. 53	81: 64	1.17	14.4	7.9
17250. 0	1.23	28.86	38-	-110.35	-5.80	78. 32	1.12		
17 500. 0	1.40	28. 33		132.04		78. 63	1.21		
17750. 0	1.53	27.69	. 78		-25. 96	69. 51	1. 25		
18000. 0	1. 54	26. 69	1. 78-	-105. 26	-37. 29	69. 79	1. 29	14.6	8.2
LINEAR-			7000.0		7000.0				
IZATION			TO		TO				
RANCE			18000. 0		18000.0				

 $\begin{tabular}{lll} APPENDIX C \\ Temperature Measurements on 10.7 to 18 GHz Amplifiers \\ \end{tabular}$

MATCH	GAIN PHASE DG12 DP12	11.01.01.00.00.00.00.00.00.00.00.00.00.0	
	FREG	10000. 11000. 111000. 111000. 111000. 11200. 12200. 12200. 12300. 13300. 13400. 14400. 14800. 15000. 15000. 15000. 16000. 17400. 15000. 17400. 17400. 17400. 17400. 17400. 17400.	
	1DBPWR DBM	15.7	
	NOISE	7.0 7.0 8.8 8.8 8.6 8.6 8.6 8.6 8.6 8.6 8.6 8.6	
	VSWR	2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
TER	ISOL. DB	88 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	
10.7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N	PHASE	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
TO 18 GH: RATURE TI S/N 2	FLAT	14.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	
10.7 TO 18 GHZ AI TEMPERATURE TEST S/N 2	GAIN	24444444444444444444444444444444444444	
1477	VSWR	444444444444444444444444444444444444444	
OCT 21, 1977	FREG	110000.0 111000.0 111000.0 111000.0 11200.0 12	
	1 DB PWR DBM	13.6 13.6	
	NOISE FIG	2.3 8 8.9 8.9	
	VSWR	2327773388327757777777777777777777777777	
IER	ISOL	78.7	
AMPL IF ST	PHASE	28 -80. 48 -80. 48 -80. 48 -80. 48 -80. 48 -80. 48 -90. 48 -90. 48 -90. 48 -90. 48 -90. 48 -90. 48 -90. 48 -90. 49 -90. 49 -90. 49 -90. 40	
10.7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N	FLAT	28 - 89 - 89 - 89 - 89 - 89 - 89 - 89 -	
10. 7 TO TEMPERATE S/N	GAIN	64 64 64 64 64 64 64 64 64 64 64 64 64 6	
1411	VSWR	***	
OCT 21, 1977	FREG	10700. 0 10700. 0 11000. 0 11000. 0 111600. 0 111600. 0 112000. 0 12200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0	

	10. 7 TO 18 CHZ AMPLIFIER	TEMPERATURE TEST
, 1977		
OCT 21, 1977		
	10. 7 TO 18 GHZ AMPLIFIER	TEMPERATURE TEST
1977		
OCT 21, 1977		
LOG		

- 7	HASE P12	7 6 7	4	2 C	3.0	9 0	1.5	2.2		5. 1	2.4	6	0 0	i ci	5.3	9 6	. 69	0.7	9 0	8.2	8.0	7.6	9 6	0	6.7	5	0 0		200	
144	GAIN PHASE	36	- 15	000	0	0 0	90	04	63	18	27		35	62	75	20	- 28	02	- 41 - 28	050	12	34	9 6	24	35	90	67	40	-	
	90	i i i	ľ	i		*	1	ľ	1 1	1	ľ	ı'	i 1	1	ı'	i 1	ı		1 1	ı'	ı'		. !	1	1	ľ	*	*	i i	
	FREG	10800.	11200	11400	11800	12000.	12400	12600.	12800.	13200	13400	13600.	13800	14200	14400	14600	15000	15200.	15400	15800.	16000.	16200	16400	16800	17000.	17200.	17400.	17800	18000	
	108PWR DBM	15.4							0 31	0.0							15.8								15.2				14.4	
	NOISE	6.2								4.0							8.9								7.4				8.0	
	VSWR	1. 40	1.21	1. 23	1. 22	1. 10	1. 17	1. 32	1. 18	1. 13	1.06	1.08	1.36	1.21	1.24	1. 18	1. 17	1.34	1. 24	1. 28	1.12	1.49	1. 21	1. 11	1.17	1. 22	1. 41	1. 16	1. 29	
	ISOL	78.59	85.14	83.08	81. 22	88. 78	77.66	84.98	79.44	90.34	78. 43	82.40	80.64	87. 64	82. 20	88.37	80.82	93.21	77. 65	96.37	91.39	82.99	79.03	79. 78	82.17	77.60	87.57	79. 45	70.14	
	PHASE	97	18	35			-95.19	12	82	25	::	91.81	48-117.47	75.94	-28. 62	123. 20	63. 62		5.06	54.24				178.53 -27.22	120.00	-95.74			-30.91 119.76	
2	FLAT	48 -68. 45-179.	25 102.	- 14-113	. 43 1	- 63 -	95 -95 19	1.15	1. 15-154.	1 07 148	.76 -60.	. 72	48-1	-	- 90 -	- 06 1	1 17 1	08-144	- 08 5.	48 -54.	- 57		32	- 32-1/B	- 58 1		-1.74	36-	- 52 -	10700. 0 T0 18000. 0
S/N	GAIN	40.98		40.63	40.05	39.84	39.01	39. 33	39. 32	39.36	39. 72	39, 75	40.00	40.47	40.55	40.54	40. 66	40.57	40.56	40.97	41.06	40.69	40.81	40.81	41.07	41.39	42.23		41.00	2 #
	VSWR	1.35	1.28	1. 14	1.56	1.57	1. 32	1.12	1. 18	1.08	1.34	1. 47	1. 42	1. 13	1.17	1. 16	1.38	1.52	1. 48	1.25	1. 26	1. 20	1. 12	1.04	1.17	1.37	1.70	2. 16	23.03	
	FREG	10700.0		1400.0			2400.0	2600.0		3000.0		3600.0	3800.0	4200.0	4400.0	4600.0	5000.0		5400.0					4000.0		7200.0	7400.0		18000.0	LINEAR- IZATION RANGE
	108PWR 08M	15.0				-	-			15.4		-			-		15.2				-	-			15.0		_		14.0	J-E
		_																												
	NOISE	6.7							,	1.9							8								7.5				8.3	
	VSWR NOISE OUT FIG		1.22	1. 18	1.35	1.09	1.17	1.27		1.28 6.7	1. 11	1.14	1. 48	1. 41	1. 53	1. 18	1.58 6.8		1.88	1.40	1.64	1.34	1. 19	1. 13			1.88	1. 63	2. 12 8.3	
	-	6.7	55 1.	82.89 1.18	78 1.	10	78.92 1.36	14 1.	74 1.14	33 1 37	23	81 1.	-i •	56 1.	60 1.	19 1.		92 1.40	49 1.	-	21 1.	49 1.	11 1.	-i •	67 1 54	39 1.39	56 1.	26 1.		
	VSWR	31 82.57 1.31 6.7 04 85.48 1.32	57 91.55 1.	92 82.89 1.	36 89.78 1.	68 90.10 1.	66 78 92 1	31 81.14 1.	71 81.74 1.14	99 84 33 1 37	66 80.23 1.	74 88.81 1.	46 85.31 1.	79 86.56 1.	32 86.60 1.	00 84.19 1.	87 79 68 1.58	61 80.92 1.40	67 87.49 1.	07 82 14 1	22 79.21 1.	70 83.49 1.	97 81.11 1.	22 62 63 08	71 74 67 1 54	53 78.39 1.39	.43 77.56 1.	. 13 75.26 1.	23 2.12	
- z	ISOL VSWR DB OUT	82. 57 1. 31 6.7 85. 48 1. 32	57 91.55 1.	92 82.89 1.	19-179.36 89.78 1.	68 90.10 1.	-93.66 78.92 1	57.31 81.14 1.	71 81.74 1.14	150 99 84 33 1 37	-57. 66 80. 23 1.	74 88.81 1.	46 85.31 1.	172. 79 86. 56 1.	-23. 32 86. 60 1.	130.00 84.19 1.	87 79 68 1.58	37-137. 61 80. 92 1. 40	67 87.49 1.	-46.07 82.14 1.	69 101. 22 79. 21 1.	-108. 70 83. 49 1.	63 38.97 81.11 1.	46-172.80 83.08 1.	126. 71 74. 67 1. 54	10 -91. 53 78. 39 1. 39	32 51.43 77.56 1.	-165.13 75.26 1.	58 72.99 1.71 45 71.23 2.12	0700. 0 Td B000. 0
S/N 1	PHASE ISOL VSWR I	31 82.57 1.31 6.7 04 85.48 1.32	59 34 105. 57 91. 55 1.	33-109.92 82.89 1.	05 . 19-179. 36 89. 78 1.	. 29 -30. 68 90. 10 1.	47 . 77 -93.66 78.92 1.	29 . 95 57.31 81.14 1.	29 . 95-152. 71 81. 74 1. 14	150 99 84 33 1 37	45 . 79 -57.66 80.23 1.	44 .80 94.74 88.81 1.	59-114.46 85.31 1.	86 .38-172.79 86.56 1.	80 .44 -23.32 86.60 1.	04 . 19 130.00 84.19 1.	13 71.87 79.68 1.58	61 -, 37-137, 61 80, 92 1, 40	15 . 08 10.67 87.49 1.	95 - 70 -46.07 82.14 1.	93 69 101. 22 79. 21 1.	04 -, 79-108, 70 83, 49 1.	87 63 38.97 81.11 1.	46-1/2.80 83.08 1.	75 - 50 126. 71 74. 67 1. 54	34 -1, 10 -91, 53 78, 39 1, 39	56 -1.32 51.43 77.56 1.	26 -1.01-165.13 75.26 1.	21 -25. 58 72. 99 1. 71 21 132. 45 71. 23 2. 12	10700. 0 TO 18000. 0
	FLAT PHASE ISOL VSWR DB DEG DB OUT	57 32 -67.31 82.57 1.31 6.7 57 32-178.04 85.48 1.32	40. 59 34 105. 57 91. 55 1.	58 33-109, 92 82, 89 1.	40.05 .19-179.36 89.78 1.	95 . 29 -30. 68 90. 10 1.	39.47 .77 -93.66 78.92 1	39.29 .95 57.31 81.14 1.	39. 29 . 95-152. 71 81. 74 1. 14	23 1 01 150 99 84 33 1 37	39.45 . 79 -57.66 80.23 1.	39.44 .80 94.74 88.81 1.	65 . 59-114. 46 85. 31 1.	39.86 .38-172.79 86.56 1.	80 .44 -23.32 86.60 1.	40.04 . 19 130.00 84.19 1.	38 - 13 71.87 79.68 1.58	40. 61 -, 37-137. 61 80. 92 1. 40	40.15 .08 10.67 87.49 1.	95 - 70 -46.07 82.14 1.	40.93 69 101.22 79.21 1.	41.04 79-108.70 83.49 1.	40.87 - 63 38.97 81.11 1.	40.71 - 46-1/2.80 83.08 1.	75 - 50 126, 71 74, 67 1, 54	41.34 -1.10 -91.53 78.39 1.39	41.56 -1.32 51.43 77.56 1.	26 -1.01-165.13 75.26 1.	03 . 21 -25. 58 72. 99 1. 71 46 21 132. 45 71. 23 2. 12	10700. 0 TD 18000. 0
	GAIN FLAT PHASE ISOL VSWR IDB DB DEG DB OUT	1. 31 40. 57 32 -67. 31 82. 57 1. 31 6.7 1. 43 40. 57 32-178. 04 85. 48 1. 32	0 1.39 40.5934 105.57 91.55 1.	1.09 40.5833-109.92 82.89 1.	0 1.46 40.05 .19-179.36 89.78 1.	39. 95 . 29 -30. 68 90. 10 1.	0 1.08 39.47 .77 -93.66 78.92 1.	0 1.25 39.29 .95 57.31 81.14 1.	0 1.24 39.29 .95-152.71 81.74 1.14	39.25 . 79 -1.25 114.42 1.28 39.23 1.01 150 99 84 33 1.37	0 1.41 39.45 .79 -57.66 80.23 1.	0 1.35 39.44 .80 94.74 88.81 1.	39. 65 . 59-114. 46 85. 31 1.	0 1.40 39.86 .38-172.79 86.56 1.	0 1.53 39.80 .44 -23.32 86.60 1.	1.39 40.04 .19 130.00 84.19 1.	0 1.10 40.3812 71.87 79.68 1.58	0 1.34 40.61 -, 37-137.61 80.92 1.40	40.15 .08 10.67 87.49 1.	0 1.26 40.95 - 70 -46.07 82.14 1.	0 1.16 40.93 69 101.22 79.21 1.	0 1.20 41.04 79-108.70 83.49 1.	0 1.26 40.87 63 38.97 81.11 1.	40.71 - 46-1/2.80 83.08 1.	1. 23 40. 75 50 126. 71 74. 67 1. 54	41.34 -1.10 -91.53 78.39 1.39	* 1.37 41.56 -1.32 51.43 77.56 1.	0 * 1. 61 41. 26 -1. 01-165. 13 75. 26 1.	* 1.85 40.03 .21 -25.58 72.99 1.71 * 1.85 40.4621 132.45 71.23 2.12	LINEAR- 10700. 0 12ATIDN TÖ RANGE 18000. 0

MATCH	GAIN PHASE DG12 DP12	-1.0 18.7	80 19.9	43 20.5	19 21.2	33 21 2		99 19.0	66 17.7	40 15.0	50 14.1	42 15.0	18 14.7	27 14.9	30 15.3				1 03 66. 4		56 21.7	. 18 24.9	28 24.8			30 22 8		12 22 3		. 07, 25, 4	52 24.5	2:53	
	FREG DO	10800			11400.			12200. *	12400.	12800		13200.	13400	13600.	14000	1	14400				•	15600	16000.	16200.	16400.	16600.			17400. + -	*	17800.		
	1 DB PWR DBM	15.6									16.0								16.0	2							15.4				14.7		
	NOISE	8.8									0.9								6 9	7.0							8	0.0			7.4		
	VSWR	1. 25	1.17	1.31	1. 17		1.21	1. 29	1. 22	1. 16	1.39	1.06	1. 27	1. 32	2 20	1.08	1.46	1.11	1. 24	1. 22	1. 41	1. 26	1. 4	1.24	1.48	1. 21		10	1.67	1. 12	1.24	3	
IER	1SOL DB	86.64	75.27	78.09	84. 11	84. 10	82.50	80.81	79.69	83.28	90.88	85.50	89. 22	83.64	85.20	86.03	92.19	95. 10	88. 38	84. 18	81.81	86.32	93.45	84. 67	74. 40	77.38	64. 44	74. 03	80.35	76. 21	69.11		
10.7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 2	PHASE	73-171.89	53 -29.68	06 112.20	-	170	72 -20. 59		-77-	22 74.85	20.	172.	-35	117.	40.25	-149	-1. 22	150	-60.43	120		49-176. 76	119.50	-89. 50		147	1.87	-45	81	-138	3. 19		
10.7 TO 18 GHZ A TEMPERATURE TEST S/N 2	FLAT	- 73	53	- 06	- 21-	37.	1.72	2. 44		ni n	ji	-		-		ı'			1.04									-1.60	-2.32	-1. 57	- 83	5	10700. 0 TD 18000. 0
10. 7 TC TEMPER/ S,	GAIN	40.62	40.44	39. 97	39. 68	30 . 10	38. 17	37.46	37.85	37. 68	38.00	38	8	38	39.89	4	40.50	40.51	40.00	40. 52	40.76	40.39	41. 17	40.55	40.61	40. 76	40.00	41.54	42. 22	41.48	40. 74 39. 28		
1977	VSWR	1.28	1.40	1. 31	1. 18	1. 50 50 G	1.63	* 1.37	1.14	1.0	1.08	1.14	1.36	1. 50	1. 27	1.14	1. 19	1. 18		1.53	1.51	1. 41	1.25	1.23	1.14	1.05	10	1 40	* 1.63	* 2.07	1.96	i	
OCT 21,	FREG	10700.0	11000.0	11200.0	11400.0	11800.0	12000.0	12200.0	12400.0	12600.0	13000.0	13200.0	13400.0	13600.0	14000 0	14200.0	14400.0	14600.0	14800.0	15200.0	15400.0	15600.0	1,0000 0	16200.0	16400.0	16600.0	15600.0	17200	17400.0	17600.0	17800.0		LINEAR- IZATION RANGE
	108PWR 08M	15.2									15.6								7 31	4.0								7.61				÷	
	NOISE	6.3									6.3									4.0							,	0./			11		
	VSWR	1.34	1. 11	1. 26	1. 22	1. 11	1. 11	1.16	1.40	1. 25	1 30	1.36	1.13	1. 16	1.50	1. 43	1.54	1.14	1. 78	1. 37	1.87	1. 42	1.34	1 33	1.19	1.06	1. 57	1. 43	1 1 1 1 1 1 1	1.55	1.78	1. 72	
IER	ISOL DB	98. 20				27 64				79. 14	73.89	81.58	96.14		101 38	82.59	84.57	89. 21		82.63			84. 19				85.38	82.05			76.01	90.00	
10.7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 1	PHASE	23 -42.19	-6	135		03-140 74		157.	-59.	41 91.87		172.		132	75.57	-135		170	-38	-96. 53	52.		-3.82	-64	85.	-124	25	1/3.40			27.74	-1/0.47	
10.7 TO 18 GHZ A TEMPERATURE TEST S/N 1	FLAT	2, 2	. 20	. 30	. 34	20.	66	1.39 157.	1. 33	1. 41	1 33	1. 27-	66	. 90	. 73	33	. 29	- 03	- 07		- 35	72-151.	-1. 12	-1.02	86	-1. 21.	í.	11.39	-1 84 101	-1.70	36	. 31	10700. 0 T0 18000. 0
10.7 TC TEMPERA SA	GAIN	39. 61				30.00				38. 43					39. 11	36	39.			40. 65			40.96		40.71	41.06	40.63	41.24	41.68	41.55	40.21		
1977	VSWR	1. 32	1.53	1. 41	1. 12	1. 4	1.50	1.19	1.06	1. 25	1. 19	1.31	1. 44	1. 37	1.15	1. 42	1.55	1. 41	1. 18	1. 37	1. 52	1. 47	1.27	1.23	1. 26	1. 25	1.31		1 34	1.57	1.51	. 04	
OCT 21,	FREG	10700.0	11000.0			11800.0				12600.0			_	13600.0	13800.0	14200.0	14400.0	-		15200.0	15400.0	15600.0	15800.0	16200.0	16400.0			17000.0			17800.0		LINEAR- IZATION RANGE
																		C-	3														

116
_
51,
00

OCT 21, 1977

	TCH PHASE DP 12	•		5	1.9	1.8	5.0	1.2	1.3	œ ·	4	۰. ۵		. 0	1 2	1.8	1.8	1.7	1.9	3.9	0.0	9 0	00	4	9.9	9.9		9 0	9 6	2 1	4.6	2.1	4	6.0	7 1	, 'S		
	MATCH GAIN PH/ DG12 DP	2	100	51	35	39	. 51	. 41	44	. 51	. 28	9 6	3 6	14	05	- 01	- 04	06	26	- 41	18	- 17	44	03	90.	. 39	35	. 68		. 17	- 00	. 31	- 58	. 35	1			
	FREG	0020	10800	11000	11200.	11400.	11600.	11800.	12000.	12200. *	2400.	12600.	3000	3200	3400	13600.	13800					14800	5200	5400	.5600.	5800	.6000	4400	6400	16800.		7200.	7400.* 58	7600 35	* 0000	3000		
	1 DB PWR 08M																									_						_						
	NOISE 1																																					
	VSWR N	40	1. 47	1.21	1.21	1. 22	1.29	1. 23	1. 12	1.25	1.15	1. 33	00	1.41	1.04	1.09	1.34	1. 10	1.21	1. 22	1. 22		1.37	1. 22	1.27	1. 28	1.07	1. 40	1.18	1, 51	1. 22	1. 23	1.37	1.21	1 2	1. E4		
~	ISOL V	76			80.02	76.00						85.80	91 84	87.34	77.59	79.84	86. 45	80.14	88. 48	85. 77	20.52	87.86	81.40	88. 41	89. 18	93.87	83.06	74.05	82.24			83.34						
IF IEF		7 77	7 77.		92 8							747										200			-									002	200			
AMPL	PHASE	707-	169	-49	91.5	123. E		. 36 165. E	. 53 -46.	107.	. /8-109. 4	40.4	98 -18	91 133 44	. 57 -76.11	75.		16.	166. 1	-46.9	104.6	100.	- 07-164 14	-14.	-, 32 137, 99	-74.7	72. 45	137.6			95	79-120. 2	23.	161.0	000			
10.7 TO 18 CHZ AMPLIFIER TEMPERATURE TEST S/N 2	FLAT	000		- 33	17	09-123.	. 16	. 36	. 53	1.36 107.	B	1.02 40.	9 6	91	. 57	. 55	.35-	06 16.	10 166.	16 -46.	- 11 104.	- 11-105	- 07-	08 -14.	- 32	44 -74.	1. 54	- 20-137.61	- 33 158	90	45	79-		5 5		Co.	10700.0	18000.0
O. 7 TO SEMPERATE	GAIN	40 42	40.57		40.39	40.32	40.05	39.86	39. 69	38.86	4.40	34.50	30 03	39. 31	39. 64	39. 68	39.87	40, 28	40.35	40.39	40.33	40. 34	40.30	40.31	40, 55	40.67	40.77	40.48	40.56	40.16	40.68	41.02	45.09	41. 44	2 2 2		=	7
	VSWR	20	34	1.37	1. 26	1. 12	1.30	1.50	1. 52	1. 27	5.	0 0	00	1. 12	1. 32	1. 47	1. 42	1. 28	1. 12	1. 14	1. 14	7	1.51	1. 48	1.36	1. 23	1. 24	10	1.04	1.17	1.19	1.36			100			
OCT 21, 1977	FREG	0 0020		1000.0	1200.0	1400.0	1600.0	1800.0	2000.0	2200.0*	2400.0	2800.0	3000	3200.0	3400.0	3600.0	3800.0					5000.0					6000.0	4400.0			7000.0	7200.0	7400.0 *	7600.0 ×		0.000	LINEAR-	RANGE
ŏ	108PWR 08M	-	. =	1	-	1	1	-	-	-	-	-	-	1 4	1	1:	7	-	À	<u>.</u>	4 -		•	1	1	=	ä.	-	1 -	-	1	-	1		• =	•	٠ لـ	2
	NOISE																														*							
	VSWR	1 29	1. 29	1.16	1.21	1.16	1.17	1. 33	1.08	1. 18	1. 32	1. 27	24.1	1.37	1.08	1.11	1.45	1. 13	1. 37	1. 50	1. 23	200	1 44	1.82	1. 52	1.31	1.59	3.5	1 1 1 1 1 1 1 1 1 1 1 1	1. 41	1.61	1.37	1.86	1. 78	1. 57	K. 04		
ER	1SOL DB	79 97	77.79	82. 92	75.54	85.40	96.33	86.66	83.37	76. 80	77.33	81.87	20.00	85.98	75.51	83.64	85.76	82.84	86. 54	90. 42	90.63	73.04	75 74	87.94	96. 62	86. 49	88. 28	89.05	70.00	78. 74	75.02	77.05	79.34		68. 10			
AMPLIF ST	PHASE DEG	-79 38		-47.17	93. 78	122. 11		166.97				86 41.35	92 -17 45		-74.87	77.01		17.88	168.07			51 48	37-158 17	-10.62	144	-68.10	78. 46	131. 62	141 74	-49. 16		118.12	23.87		-54.51			
18 GHZ FURE TES	FLAT	. 22		- 40	- 35	35-122.	19	60 .	. 18	66	. 041	. 86	000	16	. 70	. 70	. 52-132.	. 13	. 29	38	. 21 110.		- 37-	. 02 -10.	24	- 69 -	72	- 80-131.			31 100.	96-118.	14		0.00		10700.0	18000.0
10.7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 1	GAIN	40 68	40.69			40.71		40.27	40.18	39. 37		37. 49		39. 44	39. 66	39. 62	39.83	40.25	40.06	39. 97	40.15	40.16		40.34	40.61	41.06	41.08	41. 16	40 87				41.51	41.08	40.10		ā	1
	VSWR	1 20	1. 41	1. 48	1.36	1.08	1.21	1. 43	1. 40	1. 14	1.08	1. 23	101	1. 29	1.40	1.35	1.15	1.14	1.39	1.51	1. 40	1.17	32	1. 49	1.44	1.25	1. 15	1. 18	1 00	1.31	1.24	1.30	1.37	1. 63	1. 60	1. 40		
OCT 21, 1977	FREG	0 00201			11200.0					12200.0 *	12400.0	12600.0	13000	13200 0	13400.0	13600.0			14200.0			14800.0	15200 0	15400.0				16200.0	16400 0			17200.0	17400.0 *		17800.0	18000 0 *	LINEAR-	RANGE
																					,																	

C-4

	GAIN PHASE DG12 DP12	11111111111111111111111111111111111111	04 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		25. 25. 25. 25. 25. 25. 25. 25. 25. 25.	
	FREG	10800. 110800. 111200. 111400. 111830.	12200. 12800. 13800. 13800. 13800.	14200 14400 14600 15000 15200 15400 15600	16200 16200 16400 16600 17000 17200 17400 17600 17600 17600 17600	
	108PWR 08M	8.	4.51	15.5	8. 2	
	NOISE	7.5	1.7	8.2	L. 3	
	VSWR	1. 22 1. 22 1. 22 1. 23 1. 23 1. 13	11.11.11.11.11.11.11.11.11.11.11.11.11.	11.1284 1.1284 1.227 1.227 1.227 1.227 1.227		
IER	I SOL DB		74. 51 76. 19 88. 90 83. 04 94. 56 86. 12 78. 40 81. 44	85.24 89.69 101.49 85.77 80.38 97.74 87.30	200 64 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	
AMPLIF	PHASE DEG		41 90 15 65-126 62 8 22 48 90 171 52 94 -36 53 85 115 03 48 -95 43 18-15 03 18-15 03 18-15 03 18-15 03 18-15 03 18-15 03 18-15 03	. 27 144, 44 . 32 -69, 35 . 25 81, 67 . 26-128, 76 . 33 20, 37 . 18 170, 92 . 15 -40, 14 . 51-100, 39	24.1.15.66. 150.66.	
18 GHZ TURE TE	FLAT	20 -93. 17 155. 15 -63. 01 77. . 06-138. . 65 65. . 45 -62.	1.41 6.51 1.42 1.43 1.43 1.43 1.43 1.43	27 144. 32 -69. 25 81. 26-128. 33 20. 18 170. 15 -40.		10700. 0 10 18000. 0
10.7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 2	GAIN	400.119 400.017 400.000 339.34 339.35 339.35 339.35	38.58 39.34 39.05 39.05 39.51 49.55 49.55	0.044444444444444444444444444444444444	40.35 40.37 33.93 40.37 40.37 40.75 41.17 41.17 41.17 41.17	3
1977	VSWR	444444		11111111111111111111111111111111111111		} i
OCT 21, 1977	FRE@	10800. 0 11000. 0 11200. 0 11400. 0 11800. 0 12000. 0	2200.00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	44200.0 44500.0 44500.0 52000.0 5400.0 55000.0	(6000.00) (6200.00) (6400.00) (7200.00) (7200.00) (7200.00) (7400.00) (7800.00)	LINEAR- IZATION RANGE
100		10800. 110800. 11200. 11400. 11600. 12000.	1264 1366 1376 1376 1376 1376 1376 1376	15200 15200 15200 15200 15200 15200 15200	160 162 162 172 172 173 173 173 173 173 173 173 173 173 173	LINEAF IZATIC RANGE
100	108PWR 08M	14.4 108 110 112 112 114 118 120	1220 1224 1264 1300 1300 1340 1364 1364 1364	1420 1440 1450 1450 14.7 1520 1540 1540	14.6 17.00 1	. 146
D0	NOISE 108PWR FIG DBM					
001		7.9 14.4	0.5.	8.2 14.7	9.0 14.6 14.4	
	NOISE	1. 26 7.9 14.4 1. 29 1. 15 1. 17 1. 17 1. 30	337 1.17 08 1.26 59 1.13 59 1.13 23 1.22 8.0 15.0 12 1.09 14 44	55 1.35 20 1.49 53 1.28 60 1.60 8.2 14.7 1 08 1.45 55 1.79	20 1.53 440 1.34 1.17 1.17 55 1.38 55 1.39 65 1.34 65 1.45 73 1.63 9.0 14.6 11 1.34 1.34 52 1.78	
MPLIFIER	VSWR NDISE OUT FIG	44 83.79 1.26 7.9 14.4 81 81.62 1.29 84 1.15 7.6 84 4.5 1.18 54 91.44 1.17 89 7.8 81.66 1.30 89 7.6 81 1.00 89 87.6 81 1.00 89 87.6 81 1.00 89 87.6 81 1.00 89 87.6 81 1.00 89 87.6 87.6 87.6 87.6 87.6 87.6 87.6 87.6	63 77.37 1.17 1.17 1.17 1.17 1.17 1.17 1.	141. 29 87. 55 1. 35 1. 35 1. 35 1. 35 1. 35 1. 35 1. 35 1. 35 1. 35 1. 35 1. 35 1. 35 1. 36 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 28 1. 37 1. 38 1. 35 1. 37 1.	94 77 20 1.53 112 84.40 1.34 09 82.19 1.17 54 82.56 1.38 170 73 1.63 9.0 14.6 11 18 82.05 1.34 18 82.56 1.38 18 82.56 1.38 18 82.57 1.63 9.0 14.6 11 18 82.52 1.78 36 85.52 1.78	
MPLIFIER	ISOL VSWR NOISE DB OUT FIG	-97. 44 83. 79 1. 26 7.9 14.4 151. 84 81. 62 1. 29 74.5 81. 62 1. 29 74.5 84.45 11.8 141. 54 91. 44 11.7 14. 58 91. 44 11.7 14. 58 91. 64 1. 07 65. 95 87. 61 1. 07	543 77.37 1.17 1.17 1.17 1.17 1.17 1.17 1.	141.29 87.55 1.35	33 46.94 79.20 1.53 34-164.12 84.40 1.34 37 -18.09 82.19 1.17 36-84.54 82.56 1.38 37 64.37 70.73 1.63 9.0 14.6 11 39-154.18 82.05 1.34 31 1.49.36 85.52 1.78 38 -94.18 71.34 1.48	
MPLIFIER	PHASE ISOL VSWR NOISE DEG DB OUT FIG	18 -97. 44 83. 79 1. 26 7.9 14.4 19 151. 84 81. 62 1. 29 28 -65. 86 78. 64 1. 15 25 74. 76 84. 45 1. 18 25-141. 54 91. 44 1. 17 11 1. 94. 78. 53 1. 17 11 1. 94. 78. 53 1. 17 16 -65. 95 97. 61 1. 07	98 1.13 85.63 77.37 1.17 1.1 50 .61-131.54 78.07 1.30 27 .86 166.98 86.59 1.13 15 .96 -42.15 90.40 1.22 8.0 15.0 1 16 .77 -99.39 81.12 1.06 17 .77 -99.39 81.12 1.06 10 .77 -99.39 81.12 1.06 10 .77 -99.39 81.12 1.06 10 .77 -99.39 81.12 1.06	98 . 23 141.29 87.55 1.35 78 . 33 -70.60 83.20 1.49 93 . 18 82.42 84.53 1.28 95 12 128.18 90.02 1.60 8.2 14.7 11 53 40 172.21 86.08 1.45 118 06 -40.84 80.59 1.79 81 26 -40.84 80.59 1.79 81 26 -40.84 80.59 1.79	95 - 83 46.94 79.20 1.53 06 - 94-164.12 84.40 1.34 07 - 87 - 18.09 82.19 1.17 18 - 06 - 84.54 82.56 1.38 47 - 37 64.37 70.73 1.63 9.0 14.6 11 47 - 135 - 14.70 89.44 182 92 - 79 129.36 85.52 1.78 03 08 -94.18 71.34 1.48	10700. 0 18000. 0
10.7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 1	FLAT PHASE ISOL VSWR NOISE DB DEG DB OUT FIG	3118 -97.44 83.79 1.26 7.9 14.4 4028 -65.86 78.64 1.15 3725 74.76 84.45 1.18 2311 1.94 78.53 1.17 2311 1.94 78.53 1.17 2311 1.94 78.53 1.17 24 1.65.95 97.61 1.07	38. 98 1.13 85. 63 77. 37 1.17 1.17 1.39. 98 1.13 85. 63 77. 37 1.17 1.17 1.39. 39. 27 84 18.07 90. 98 1.26 39. 25 86 166. 98 86. 59 1.13 8.0 15.0 1.39. 15 .96 -42. 15 90. 40 1.22 8.0 15.0 1.39. 39. 38 77 -99. 39 87. 23 1.35 1.35 1.35 1.35 1.35 1.35 1.35 1.3	98 . 23 141.29 87.55 1.35 78 . 33 -70.60 83.20 1.49 93 . 18 82.42 84.53 1.28 95 12 128.18 90.02 1.60 8.2 14.7 11 53 40 172.21 86.08 1.45 118 06 -40.84 80.59 1.79 81 26 -40.84 80.59 1.79 81 26 -40.84 80.59 1.79	1. 16 40. 95 - 83 46. 94 79 20 1. 53 1. 13 41. 06 - 94-164. 12 84. 40 1. 34 1. 18 41. 06 - 94-164. 12 84. 40 1. 34 1. 18 40. 71 - 59 7 18 09 82 19 1. 17 1. 18 40. 71 - 06 - 84. 54 82 56 1. 39 1. 26 40. 49 - 37 64. 37 70. 73 1. 63 9. 0 14.6 11 1. 29 41. 47 - 139 - 14. 70 89. 44 1. 82 1. 61 40. 92 - 79 129. 36 85. 52 1. 78 1. 61 40. 03 08 - 94. 18 71. 34 1. 48 8. 13. 64 1. 14	10700. 0 10700. 0 18000. 0
MPLIFIER	GAIN FLAT PHASE ISOL VSWR NOISE DB DB DEG DB OUT FIG	0 1.28 40.3118 -97.44 83.79 1.26 7.9 14.4 0 1.38 40.3119 151.84 81.62 1.29 0 1.33 40.3725 74.76 84.45 1.18 0 1.07 40.3725 74.76 91.44 1.17 0 1.21 40.2311 1.94 78.53 1.17 0 1.33 39.95 .16 -65.95 87.61 1.07	38. 98 1.13 85. 63 77. 37 1.17 1.17 1.39. 98 1.13 85. 63 77. 37 1.17 1.17 1.39. 39. 27 84 18.07 90. 98 1.26 39. 25 86 166. 98 86. 59 1.13 8.0 15.0 1.39. 15 .96 -42. 15 90. 40 1.22 8.0 15.0 1.39. 39. 38 77 -99. 39 87. 23 1.35 1.35 1.35 1.35 1.35 1.35 1.35 1.3	0 1.38 39.88 .23 141.29 87.55 1.35 1.35 1.36 1.38 39.88 .23 141.29 87.55 1.35 1.35 1.36 1.38 39.93 .18 82.42 84.53 1.28 1.28 1.19 39.99 .18 82.42 84.53 1.28 1.19 39.99 .13 22.31 78.60 1.40 8.2 14.7 1.0 1.30 40.5340 172.21 86.08 1.45 1.79 1.40 40.4126 40.84 80.59 1.79 1.40 40.4176 -98 95 92.34 1.27 1.32 1.32	1. 16 40. 95 83 46. 94 79. 20 1. 53 1. 13 41. 06 94-164. 12 84. 40 1. 34 1. 18 41. 06 97-164. 12 84. 40 1. 34 1. 18 40. 71 59 75 15 19 1. 19 1. 18 40. 71 06 -84. 54 82. 56 1. 38 1. 26 40. 49 37 64. 37 70. 73 1. 63 9.0 14.6 11 1. 26 40. 49 37 64. 37 70. 73 1. 63 9.0 14.6 11 1. 28 41. 21 -1. 09-154. 18 82. 05 1. 34 0 * 1. 29 41. 47 1. 35 -14. 70 89. 44 1. 82 0 * 1. 61 40. 03 08 -94. 18 71. 34 1. 48	10700.0 1.08 00.17 00.77 1.08 00.17 1.08 00.

* Bad Data

									MEASUREMENTS		,								
OCT 21, 1977	1477	10. 7 TO TEMPERATE SAN	10.7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 1	AMPLIF	IER				OCT 21, 1977		10. 7 TO 18 GHZ AI TEMPERATURE TEST S./N. 2	10.7 TO 18 GHZ AMPLIFIER TEMPERATURE 1EST S.N. 2	LIFIER						
FREG	NI	GAIN	FLAT	PHASE	150L DB	VSWR	NOISE	108PWR 08M	FREG	VSWR	GAIN F	LAT	PHASE IS DEG D	ISOL VE DB C	VSWR N	NOISE	108PWR 08M	FREG	GAIN PHAS
																,			
10700.0	1. 24	40.01	-02-	07-108.35	89. 19	1. 26	8.3	14.2	10700.0	1.21	39. 83	. 05-103. 16	16 87.	33	6:	0.0	19.6	10/00	21 12
1000	5 00		30	70 05		1. 20			10800.0		27. 77	10 -74 /5	15 81.	200				11000	100
	3.5	40.05		70.00	20.00	101			11200.0	2 6	39. 70	24 66		00	200			11200.	
	1 08	40.05	03-	03-154 24		1 14			11400 0	101	39 63		41		10			11400.	. 42 -4.
	1. 22	39, 90	. 17			1.17			11600.0	1 30	39. 44	44 -6.	10	49	53			11600.	. 46 -4.
11800.0	1.37	39.76	.31	133	100.78	1.29			11300.0	1. 47	39. 43	. 45 139.	78	. 33	. 22			11800.	.34 -5.
	1.31	39.70	. 38	-78.	82.23	1.09			12000.0 *	1. 45	39, 34		29	. 66	. 15			12000	. 35 -5.
	* 1.09	38. 66	1. 42	7	71.12	1.17			12200.0	1. 22	38. 33	1.55 77.		. 15	. 21			12200. *	.33 -5.
12400.0	1. 12	39. 35	- 76-	76-145.19		1. 28			12400.0	1.05	39. 16				. 15			12400.	10 -6.
12800.0	1. 50	39. 11	. 97	4.21	89.84	1. 25			12500.0	1. 15	38. 75	93 10.10	2 ;	2,5	3 5			12800	14 14
13000.0	1. 44	30.10	100	77 132. 73			4	15.0	12000.0	7 -	30.4	88 -50	41 63	3 6	2 0	8.2	15.3	13000	03 -6
	1 25	38. 90	1.17	94 72		33		2	13200 0	1. 14	39.06	82 100.	94					13200.	15 -6.
	1.37	39. 18	-06	90-114, 45	79.21	1.04			13400.0	1.33	39. 44	44-109.29	53	. 95	0.0			13400.	
	1.35	39. 25	. 83	36		1.09			13600.0	1.49	39.47	. 41 41.97		. 77	1. 10			13600.	22 -5.
-	1.14	39. 50	-25	57-173.79		1. 41			13800.0	1. 43	39, 77	. 11-169. 33		. 26	1. 26			13800.	27 -4.
	1. 13	39.91	. 16	16 -23.93	83.25	1.16			14000.0	1.30	40.18	29 -19. 56		. 20	10			14000.	
	1.35	39. 80	. 28 125.	125. 21	81. 29	1.34				1.15	40.18	29 129.		80	. 23			14500.	
	1. 4/	34.71	95	99	88.85	1. 47			14400.0	1. 13	40.26	, ,		9 6	2 6			14400	3 20 1
14800.0	1.40	30.87	14-	19 65.64	90.39	1.31			14600.0	1.14	40.64	- 35 65.	44 84 94 94	40	27			14800	. 21
	100	40.04	101	14. 71	00 00	10.1	9 0	9 11	15000	 	22	- 38 3		2 9		9.8	15.4	15000.	- 04
	1 30	40.52	- 43 154	154 96	83.87	1.02	0.0	0.	15200.0	1. 48		- 26 154.31	31 87.	27	35			15200.	. 37
	1. 47		- 14	-58.17	82.59	1.76				1. 44	14	25 -56.		. 86	. 22			15400.	.08 -1.
	1. 40		40	95. 63	82.93	1.56			15600.0	1. 31	40, 35	46 94.	22	88.76	1. 25			15600.	. 14 1.
	1. 25	40.95	87-	-, 87-117, 19	83.37	1.25			15800.0	1, 23	40.45	53-118.	9	. 69	1. 28			15800.	. 23
	1. 14	41.07	- 99	28.85		1. 50				1. 22	40.54	65 29.	34 83	72	2 0			16000	1 1 20
14400.0		41. 21	-1.12	27 75		1.31			16200.0	1.16	40.32	- 54 -33 83		105	200			16400	69 -3
	200			107 89	70.07	1.19			16600.0	1.06	40.31	- 42 110. 78		77.66	25			16600.	
16800.0	-		35-			33			16800.0	1, 18	39. 96	07-100. 32		85.21	36			16800.	
17000.0	-		- 63	44.04		1. 62	9.6	14.6	17000.0	1.21	40.40	51 45.	89	. 47	1.25	9.6	14.9	17000.	.31 -1.
17200.0	-	41.43	-1.35-1			1.33			17200.0		75	86-170.	69	. 01	1.25			17200.	
17400.0	· ·	41.76	67	-35. 11	74.33	1.83			17400.0 *		61	-1. 72 -26.	8 8	5	33			17400. *	13 -8
	* 1.61		-1.12	108.47		1.83				2.13	6:	-1.20 107.	B.		44			17800	24 -0
17800.0	1. 59	40.41	- 33-1	115. 43		1. 43	, 01	200	17800.0	o in	30 75	1 17 23	00 00	45	9 9	10.2	14.0	18000	87 4
	1. 63		2	37.73		1. 83	4.01	13.5	* 0 .000	¥ .	70.00		10	V		;			
LINEAR-		•	10700. 0 TO						LINEAR-		10.	10700. 0 TD							
RANGE		-	18000.0						RANGE		18(18000.0							

C-6

	МАТСИ	GAIN PHASE	200
		FREG	10700 110800 111200 111200 111800 112000 12200 12200 12200 12300 13300 13400 13400 13400 13500 13500 13600 13600 13600 13600 13600 13600 13600 13600 13700 1
		I DBPWR DBM	
		NDISE	
		VSWR	444 444 444 444 444 444 444 444 444 44
	ER	ISOL	72. 97. 77. 75. 57. 77. 77. 77. 77. 77. 77. 7
	10.7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 2	PHASE	78. 78. 78. 78. 78. 78. 78. 78. 78. 78.
	18 GHZ TURE TE	FLAT	232 1 2 33 1 1 2 3 1 1 2 3 1 1 2 3 1 1 3 1 3 1 1 3 1 1 3 1 1 3 1 1 3 1 1 3 1 1 3 1 1 3 1 1 3 1 1 3 1 1 3 1 3 1 1 3 1 3 1 1 3
o	10.7 TO 18 GHZ A TEMPERATURE TEST S/N 2	GAIN	94 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
AT +25°		VSWR	44.64.64.64.64.64.64.64.64.64.64.64.64.6
MEASUREMENTS AT +25°C	OCT 21, 1977	FREG	10700. 0 10800. 0 111000. 0 111600. 0 111600. 0 111600. 0 11800. 0 12200. 0 12200. 0 12200. 0 12300. 0 12300. 0 12400. 0 13200. 0 13200. 0 13200. 0 13200. 0 13200. 0 13200. 0 13200. 0 13200. 0 13200. 0 13200. 0 14400. 0 15200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0 17200. 0
Σ		108PWR 08M	
		NOISE	
		VSWR	4 7 2 2 3 3 4 4 6 2 3 4 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
	IER	1SOL DB	08.08
	AMPLIF ST	PHASE	24 -79, 02 27 170, 47 30 93, 18 28 -122, 71 13 21, 19 90 165, 81 10 107, 85 10 107,
	18 GHZ FURE TE	FLAT	24 - 79. 29 - 79. 29 - 79. 29 - 79. 29 - 79. 29 - 12. 29 - 12. 29 - 12. 29 - 13. 29 - 13. 29 - 13. 20 - 1
	10.7 TO 18 GHZ AMPLIFIER TEMPERATURE TEST S/N 1	GAIN	0.000000000000000000000000000000000000
	1977	VSWR	26448344854854168644744444446666446666644666666666666
	0CT 21. 1	FREG	10700. 0 11000. 0 11200. 0 11200. 0 11600. 0 11800. 0 12200. 0

APPENDIX D

Portions of the Qualification Test Procedure and Funtional Test Procedure for the qualified 7 to 12 GHz amplifier have been copied. Using these test procedures, Power Line Transient and Power Interrupt, and Stability Tests were made on the 10.7 to 18 GHz amplifiers.

EXCERPTS FROM QUALIFICATION TEST PROCEDURE QTP-760510

5.19 Steady-State Voltage and Frequency Test

- a) Connect the equipment necessary to measure Small-Signal Gain in accordance with FTP-760510. Energize the amplifier by supplying 115 Volt, 60 Hz power to the AC input. Maintain this condition for a minimum duration of 15 minutes. Measure and record Small-Signal Gain.
- b) Change the input power to 103.5 Volts at 57 Hz. Maintain this condition for a minimum of 15 minutes. Measure and record Small-Signal Gain.
- c) Change the input power to 126.5 Volts at 57 Hz. Maintain this condition for a minimum of 15 minutes. Measure and record Small-Signal Gain.
- d) Change the input power to 126.5 Volts at 420 Hz. Maintain this condition for a minimum duration of 15 minutes. Measure and record Small-Signal Gain.
- e) Change the input power to 103.5 Volts at 420 Hz. Maintain this condition for a minimum duration of 15 minutes. Measure and record Small-Signal Gain.

5.21 Transient Voltage Test

5.21.1 Upper and Lower Limit Test

- a) Connect the test equipment necessary to measure Small-Signal Gain in accordance with FTP-760510. Energize the amplifier by connecting 115 Volts, 60 Hz power to the AC input.
- b) Manually adjust the AC power to 135 Volts, 60 Hz. Maintain this condition for a minimum duration of 2 seconds. Manually adjust the AC power to 115 Volts, 60 Hz. Measure and record Small-Signal Gain.
- c) Manually adjust the AC power to 94 Volts, 60 Hz. Maintain this condition for a minimum duration of 2 seconds. Manually adjust the AC power to 115 Volts, 60 Hz. Measure and record Small-Signal Gain.

- d) Manually adjust the AC power to 115 Volts, 400 Hz. Manually adjust the AC power to 135 Volts, 400 Hz. Maintain this condition for a minimum duration of 2 seconds. Manually adjust the AC power to 115 Volts, 400 Hz. Measure and record Small-Signal Gain.
- e) Manually adjust the AC power to 94 Volts, 400 Hz. Maintain this condition for a minimum duration of 2 seconds. Manually adjust the AC power to 115 Volts, 400 Hz. Measure and record Small-Signal Gain.

5.23 <u>Transient Frequency Test</u>

- a) Connect the test equipment necessary to measure Small-Signal Gain in accordance with FTP-760510. Energize the amplifier by connecting 115 Volt, 420 Hz power to the AC input.
- b) Manually adjust the frequency of the AC power to 433 Hz. Maintain this frequency for a minimum duration of 2 seconds. Manually adjust the frequency of the AC power to 420 Hz. Measure and record Small-Signal Gain.
- c) Manually adjust the frequency of the AC power to 57 Hz. Maintain this frequency for a minimum duration of 2 seconds. Manually adjust the frequency of the AC power to 55 Hz. Maintain this condition for a minimum duration of 2 seconds. Manually adjust the frequency of the AC power to 57 Hz.

5.27 Power Interruption Test


- a) Connect the test equipment necessary to measure Small-Signal Gain in accordance with FTP-760510. Energize the amplifier by connecting 115 Volt, 60 Hz power to the AC input.
- b) Disconnect the AC power for 3 to 4 seconds and then reconnect it. Measure and record Small-Signal Gain.
- c) Disconnect the AC power for 29 to 30 seconds and then reconnect it.
- d) Repeat step c three times. Measure and record Small Signal Gain.


EXCERPTS FROM FUNCTIONAL TEST PROCEDURE FTP-760510

5.1.2 Procedure


- a) For calibration, connect the test equipment as shown in Fig. 1.
- b) Adjust the vertical sensitivity of the X-Y plotter for ldB/inch. Adjust the horizontal sensitivity of the X-Y plotter for 8 inches of travel from the sweep generator sweep output, with the sweep width set for 10.0 to 18.0 GHz.
- c) Adjust the X-Y plotter pen position using the DC control on the log level meter. Run a frequency calibration.
- e) Insert the UUT with the 40 dB gain standard pad in series with the input as shown in Fig. 2.
- f) Record the unit gain curve.

PAR. 5.19 STEADY-STATE VOLTAGE AND FREQUENCY TEST






Kamethe Soffy





STEADY-STATE VOLTAGE AND FREQUENCY TEST


PAR. 5.19




PAR. 5.21.1 TRANSIENT VOLTAGE TEST - UPPER AND LOWER LIMIT TEST










PAR. 5.21.1 TRANSIENT VOLTAGE TEST - UPPER AND LOWER LIMIT TEST







PAR. 5.23 TRANSIENT FREQUENCY TEST






PAR. 5.27 POWER INTERRUPTION TEST







PAR. 5.23 TRANSIENT FREQUENCY TEST



PAR. 5.27 POWER INTERRUPTION TEST





Avantek	NUMBER FTP-760510 RET
	PAGE 17 OF 24
LE:	EFFECTIVE DATE
	APPROVED BY




FIGURE 1: SMALL-SIGNAL GAIN CALIBRATION

Avantek	NUMBER FTP-760510 REV
	PAGE . 18 OF 24
n(LE:	EFFECTIVE DATE
	APPROVED BY




FIGURE 2: SMALL-SIGNAL GAIN TEST SET-UP

Avantok .			NUMBER FTP-760510 REV
J 4 3 CM 4 H		300	PAGE 23 OF 24
TITLE:			EFFECTIVE DATE
			APPROVED BY





Figure 7a: STABILITY TEST SET-UP



EXCERPTS FROM FUNCTIONAL TEST PROCEDURE FTP-760510

5.5 Stability Test

5.5.2 Test Procedure

- a) Connect the test equipment and UUT as shown in Fig. 7a. Adjust the spectrum analyzer scan width to 200 MHz/div; connect the input of the UUT test to the 50 ohm termination.
- b) Move the shorted stub in and out at least 5 cm repeatedly while slowly scanning the spectrum from 100 MHz to 18 GHz. Note any signals greater than 10 dB above the noise floor 100 MHz to 18 GHz.
- c) Disonnnect the 50 termination from the input. Repeat Step b.
- d) Connect the test equipment and UUT test as shown in Fig. 7b. Connect the output of the UUT to the 50 ohm termination.
- e) Move the shorted stub in and out at least 5 cm repeatedly while slowly scanning the spectrum from 100 MHz to 18 GHz. Note any signals greater than 10 dB above the noise floor.
- f) Disconnect the 50 ohm termination from the output of the coupler. Repeat step e.
- g) The amplifier is stable if no signal was identified at a power level greater than 10 dB above the noise floor as viewed on the display of the spectrum analyzer.

DISTRIBUTION LIST FOR FINAL REPORT ON CONTRACT NO. NO0014-75-C-1163

MICROWAVE GALLIUM ARSENIDE FET AMPLIFIERS PROGRAM

	# OF COPIES
Defense Documentation Center Building 5, Cameron Station Alexandria, Virginia 22314	12
Advisory Group on Electron Devices 201 Varick Street, 9th Floor New York, New York 10014	3
Commanding Officer Naval Research Laboratory Attn: Library, Code 2627 Washington, DC 20375	6
Commanding Officer Naval Research Laboratory Attn: Mr. Eliot D. Cohen, Code 5211 Washington, DC 20375	53
Commanding Officer Naval Research Laboratory Attn: Dr. John E. Davey, Code 5210 Washington, DC 20375	1
Commanding Officer Naval Research Laboratory Attn: Mr. Albert Brodzinsky, Code 5200 Washington, DC 20375	1
Commanding Officer Naval Research Laboratory Attn: Dr. Kenneth J. Sleger, Code 5211S Washington, DC 20375	1
Commanding Officer Naval Research Laboratory Attn: Mr. William A. Douglas, Code 5334 Washington, DC 20375	1
Commanding Officer Naval Research Laboratory Attn: Mr. Ronald Chilluffo, Code 5733B Washington, DC 20375	1

	# OF	COPIES
Commanding Officer Naval Research Laboratory Attn: Mr. John M. Eardley, Code 5733 Washington, DC 20375		1
Commanding Officer Naval Research Laboratory Attn: Mr. K. Reed Gleason, Code 5211G Washington, DC 20375		1
Commanding Officer Naval Research Laboratory Attn: Mr. A. C. Macpherson, Code 5210.2 Washington, DC 20375		1
Commanding Officer Naval Research Laboratory Attn: Mr. R. Neidert, Code 5251 Washington, DC 20375		1
Commanding Officer Naval Research Laboratory Attn: Mr. H. Willing, Code 5258 Washington, DC 20375		1
Commanding Officer Naval Research Laboratory Attn: Dr. L. Young, Code 5203 Washington, DC 20375		1
Commanding Officer Naval Research Laboratory Attn: Dr. B. Spielman, Code 5251 Washington, DC 20375		1
Commanding Officer Naval Research Laboratory Attn: Mr. J. T. McCullough, Code 5709 Washington, DC 20375		1
Commander Naval Electronic Systems Command Attn: Mr. L. W. Sumney, Code 3042 Washington, DC 20360		10
Commander Naval Air Systems Command Attn: Mr. Andrew Glista, Jr., AIR 52022 Washington, DC 20361		10

	# OF COPIES
Dr. John K. Smith Naval Air Development Center Code 2042 Warminster, PA 18974	1
Office of Naval Research Attn: Dr. J. O. Dimmock, Code 427 800 N. Quincy Street Arlington, VA 22217	1
Office of Naval Research Attn: Mr. M. N. Yoder, Code 427 800 North Quincy Street Arlington, VA 22217	1
Commander Naval Electronic Systems Command Attn: Mr. R. A. Wade, Code 3042-1 Washington, DC 20360	1
Director Naval Weapons Center Attn: Mr. Joseph A. Mosko, Code 35023 China Lake CA 93555	1
Officer of Naval Research Code 102CP 800 North Quincy Street Arlington, VA 22217	1
Office of Naval Research Attn: Mr. C. R. Paoletti, Code 613CRP 800 North Quincy Street Arlington, VA 22217	1
Commander Naval Electronic Systems Command ATTN: PMR-107 (Project REWSON), JP #1, Rm 554 Washington, D.C. 20360	1
Commander Naval Air Systems Command Attn: Mr. Dennis Distler, AIR-5333 Washington, D.C. 20361	1
Commander Naval Ocean Systems Center Attn: Mr. John Griffin 297 Catalina Blvd San Diego, CA 92152	1

	# OF COPIES
Commander Naval Ocean Systems Center Attn: Dr. Harry Wieder 297 Catalina Boulevard San Diego, CA 92152	1
Commander Naval Ocean Systems Center Attn: Library 297 Catalina Boulevard San Diego, California 92152	1
Commander Naval Ships Engineering Center Attn: Code 6157D Prince Georges Center	1
Hyattsville, Maryland 20782 Commander Naval Electronic Systems Command Engineering Office U. S. Naval Station	1
Norfolk, Virginia 23511 Commander U. S. Army ERADCOM Attn: DLET-MK, Mr. V. G. Gelnovatch Fort Monmouth, New Jersey 07703	1
Commander U. S. Army ERADCOM Attn: DELET-MK, Mr. R. Weck Fort Monmouth, N.J. 07703	1
Commanding Officer Harry Diamond Laboratories Advanced Research Laboratory Attn: AMXDO-RAA, Mr. H. W. A. Gerlach Washington, DC 20438	1
Commander Air Force Avionics Laboratory Attn: Mr. R. L. Remski Wright Patterson Air Force Base, Ohio 45433	1
Commander Air Force Avionics Laboratory Attn: Mr. T. Kemerley Wright Patterson Air Force Base, Ohio 45433	1

	# OF COPIES
Commander Air Force Avionics Laboratory Attn: Mr. C. Huang Wright Patterson Air Force Base, Ohio 45433	1
Commander Rome Air Development Center Attn: Mr. R. H. Chilton Griffiss Air Force Base, New York 13441	1
Director of Defense Research and Engineering Attn: Tech Library Room 3E1039, The Pentagon Washington, DC 20301	1
Defense Advanced Research Projects Agency Attn: Dr. Richard Reynolds 1400 Wilson Boulevard Arlington, Virginia 22309	1
Director U. S. Army Ballistic Missile Defense Advanced Technology Center Attn: ATC-R, Mr. G. Jones P. O. Box 1500 Huntsville, Alabama 35807	1
Dr. N. Walter Cox Georgia Institute of Technology Engineering Experiment Station Atlanta, Georgia 30332	1
Dr. Walter Ku Cornell University Electrical Engineering Department Phillips Hall Ithaca, New York 14850	1
Dr. Jeffrey Frey Cornell University Electrical Engineering Department Phillips Hall Ithaca, New York 14850	1
Aertech Industries 825 Stewart Drive Sunnyvale, California 94088	1

	# OF COPIES
Communication Transistor Corporation Attn: Dr. W. H. Weisenberger 301 Industrial Way San Carlos, California 95051	1
Hewlett-Packard Company, Inc. Attn: Dr. B. Berson HPA Division 640 Page Mill Road Palo Alto, California 94304	1
Hewlett-Packard Company, Inc. Attn: Dr. C. Liechti 1501 Page Mill Road Palo Alto, California 94304	1
Hughes Aircraft Company Hughes Research Laboratories Attn: Dr. G. Ladd 3100 W. Lomita Blvd Torrance, CA 90509	1
Raytheon Company Research Division Attn: Dr. Robert Pucel 28 Seyon Street Waltham, Massachusetts 02154	1
Varian Associates Attn: Dr. B. Fank 611 Hansen Way Palo Alto, California 94304	1
Watkins-Johnson Company Attn: Mr. Martin G. Walker 3333 Hillview Avenue Palo Alto, California 94304	1
Westinghouse Research Laboratories Attn: Dr. H. C. Nathanson Beulah Road Pittsburgh, Pennsylvania 15235	1
Alpha Industries, Inc. Attn: Mr. Martin Reid 20 Sylvan Road Woburn, MASS 01801	1

	# OF COPIES
Hughes Aircraft Company Attn: Dr. T. Midford Torrance Research Center 3100 West Lomita Blvd Torrance, California 90509	1
Teledyne/MEC Attn: Dr. Martin Grace 3165 Porter Drive Palo Alto, California 94304	1
Bell Telephone Laboratories Attn: Dr. J. V. DiLorenzo 600 Mountain Avenue Murray Hill, New Jersey 07974	1
Rockwell International Attn: Dr. Cheng P. Wen MS 406-246 Richardson, Texas 75081	1
Microwave Associates Attn: Dr. Joseph A. Saloom Northwest Industrial Park Burlington, Massachusetts 01803	1
Microwave Semiconductor Corp. Attn: Dr. Ira Drukier 100 Schoolhouse Road Somerset, New Jersey 08873	1
Rockwell International Science Center Attn: Dr. Dan Ch'en 1049 Camino Dos Rios (P. O. Box 1085) Thousand Oaks, California 91360	1
RCA Laboratories David Sarnoff Research Center Attn: Dr. Y. Narayan Princeton, New Jersey 08540	1
The Narda Microwave Corporation Attn: Dr. John Eisenberg 2900 Coronado Drive Santa Clara, California 95051	1

	# OF COPIES
General Electric Company Space Division Attn: Dr. Deen D. Khandelwal P.O. Box 8555 Philadelphia, PA 19101	1
Airborne Instruments Laboratory Attn. Dr. J. Caviello Melville, L.I. N.Y. 11746	1
Dexcel, Inc. Attn: Dr. George Vendelin 2285 C Martin Ave	1
Santa Clara, CA 95050 Motorola, Inc. Attn: Dr. Robert Adams 5005 East McDowell Road Phoenix, Arizona 85036	1
Texas Instruments, Inc. Attn: Dr. D. N. McQuiddy P. O. Box 5936, MS 118 Dallas, Texas 75222	1
Texas Instruments, Inc. Central Research Labs Attn: Dr. W. R. Wisseman Dallas, Texas 75222	1
Hydrotronics, Inc. Attn: Mr. Don Burns 803 West Broad Street Falls Church, Virginia 22046	1
General Electric Company Heavy Military Equipment Dept. Attn: Mr. William H. Perkins Court St. Plant, Bldg 5, Room H-1 Syracuse, New York 13201	1
Sperry Marine Systems Attn: Mr. Dale Jessen Route 29 North and Hydraulic Road Charlottesville, Virginia 22901	1
Dexcel, Inc. Attn: Dr. S. Kahihana 2285C Martin Avenue Santa Clara, CA 95050	1